Home
last modified time | relevance | path

Searched refs:SC_RSTCTRL2 (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/arm/mach-uniphier/clk/
H A Dclk-pro5.c27 tmp = readl(SC_RSTCTRL2); in uniphier_pro5_clk_init()
29 writel(tmp, SC_RSTCTRL2); in uniphier_pro5_clk_init()
30 readl(SC_RSTCTRL2); /* dummy read */ in uniphier_pro5_clk_init()
H A Dclk-pro4.c30 tmp = readl(SC_RSTCTRL2); in uniphier_pro4_clk_init()
32 writel(tmp, SC_RSTCTRL2); in uniphier_pro4_clk_init()
33 readl(SC_RSTCTRL2); /* dummy read */ in uniphier_pro4_clk_init()
H A Dclk-pxs2.c28 tmp = readl(SC_RSTCTRL2); in uniphier_pxs2_clk_init()
30 writel(tmp, SC_RSTCTRL2); in uniphier_pxs2_clk_init()
31 readl(SC_RSTCTRL2); /* dummy read */ in uniphier_pxs2_clk_init()
/openbmc/u-boot/arch/arm/mach-uniphier/
H A Dsc-regs.h51 #define SC_RSTCTRL2 (SC_BASE_ADDR | 0x2004) macro