Home
last modified time | relevance | path

Searched refs:SCLK_SPI1 (Results 1 – 25 of 37) sorted by relevance

12

/openbmc/u-boot/drivers/clk/rockchip/
H A Dclk_rk3188.c334 case SCLK_SPI1: in rockchip_spi_get_clk()
358 case SCLK_SPI1: in rockchip_spi_set_clk()
478 case SCLK_SPI1: in rk3188_clk_get_rate()
520 case SCLK_SPI1: in rk3188_clk_set_rate()
H A Dclk_rk3288.c666 case SCLK_SPI1: in rockchip_spi_get_clk()
699 case SCLK_SPI1: in rockchip_spi_set_clk()
762 case SCLK_SPI1: in rk3288_clk_get_rate()
812 case SCLK_SPI1: in rk3288_clk_set_rate()
/openbmc/linux/include/dt-bindings/clock/
H A Dsamsung,s3c64xx-clock.h101 #define SCLK_SPI1 89 macro
H A Dexynos7-clk.h110 #define SCLK_SPI1 18 macro
H A Ds5pv210.h192 #define SCLK_SPI1 170 macro
H A Drk3188-cru-common.h26 #define SCLK_SPI1 70 macro
H A Dpx30-cru.h39 #define SCLK_SPI1 37 macro
H A Drk3368-cru.h22 #define SCLK_SPI1 66 macro
H A Drk3308-cru.h32 #define SCLK_SPI1 28 macro
H A Drk3288-cru.h21 #define SCLK_SPI1 66 macro
H A Drk3399-cru.h29 #define SCLK_SPI1 72 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dexynos7420-clk.h113 #define SCLK_SPI1 18 macro
H A Drk3188-cru-common.h26 #define SCLK_SPI1 70 macro
H A Drk3368-cru.h31 #define SCLK_SPI1 66 macro
H A Drk3288-cru.h18 #define SCLK_SPI1 66 macro
H A Drk3399-cru.h28 #define SCLK_SPI1 72 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-s3c64xx.c255 GATE_SCLK(SCLK_SPI1, "sclk_spi1", "dout_spi1", SCLK_GATE, 21),
355 ALIAS(SCLK_SPI1, "s3c6410-spi.1", "spi_busclk2"),
H A Dclk-s5pv210.c673 GATE(SCLK_SPI1, "sclk_spi1", "dout_spi1", CLK_SRC_MASK0, 17,
H A Dclk-exynos7.c786 GATE(SCLK_SPI1, "sclk_spi1_user", "mout_sclk_spi1_user",
/openbmc/u-boot/arch/arm/dts/
H A Drk3xxx.dtsi406 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk3xxx.dtsi466 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Ds5pv210.dtsi174 clocks = <&clocks SCLK_SPI1>, <&clocks CLK_SPI1>;
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3188.c394 COMPOSITE_NOMUX(SCLK_SPI1, "sclk_spi1", "pclk_peri", 0,
H A Dclk-rk3368.c538 COMPOSITE(SCLK_SPI1, "sclk_spi1", mux_pll_src_cpll_gpll_p, 0,
H A Dclk-rk3288.c519 COMPOSITE(SCLK_SPI1, "sclk_spi1", mux_pll_src_cpll_gpll_p, 0,

12