Home
last modified time | relevance | path

Searched refs:RISCV_IOMMU_CQCSR_CQON (Results 1 – 4 of 4) sorted by relevance

/openbmc/qemu/tests/qtest/libqos/
H A Driscv-iommu.h48 #define RISCV_IOMMU_CQCSR_CQON RISCV_IOMMU_QUEUE_ACTIVE macro
/openbmc/qemu/tests/qtest/
H A Driscv-iommu-test.c67 g_assert_cmpuint(reg & RISCV_IOMMU_CQCSR_CQON, ==, 0); in test_reg_reset()
/openbmc/qemu/hw/riscv/
H A Driscv-iommu-bits.h153 #define RISCV_IOMMU_CQCSR_CQON RISCV_IOMMU_QUEUE_ACTIVE macro
H A Driscv-iommu.c1552 if (!(ctrl & RISCV_IOMMU_CQCSR_CQON) || in riscv_iommu_process_cq_tail()
1699 bool active = !!(ctrl_set & RISCV_IOMMU_CQCSR_CQON); in riscv_iommu_process_cq_control()
1708 ctrl_set = RISCV_IOMMU_CQCSR_CQON; in riscv_iommu_process_cq_control()
1715 ctrl_clr = RISCV_IOMMU_CQCSR_BUSY | RISCV_IOMMU_CQCSR_CQON; in riscv_iommu_process_cq_control()
2181 stl_le_p(&s->regs_ro[RISCV_IOMMU_REG_CQCSR], RISCV_IOMMU_CQCSR_CQON | in riscv_iommu_realize()