Home
last modified time | relevance | path

Searched refs:RING_IMR (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_engine_cs.c427 ENGINE_WRITE(engine, RING_IMR, in gen6_irq_enable()
431 ENGINE_POSTING_READ(engine, RING_IMR); in gen6_irq_enable()
438 ENGINE_WRITE(engine, RING_IMR, ~engine->irq_keep_mask); in gen6_irq_disable()
444 ENGINE_WRITE(engine, RING_IMR, ~engine->irq_enable_mask); in hsw_irq_enable_vecs()
447 ENGINE_POSTING_READ(engine, RING_IMR); in hsw_irq_enable_vecs()
454 ENGINE_WRITE(engine, RING_IMR, ~0); in hsw_irq_disable_vecs()
H A Dgen2_engine_cs.c299 ENGINE_POSTING_READ16(engine, RING_IMR); in gen2_irq_enable()
H A Dintel_engine_regs.h80 #define RING_IMR(base) _MMIO((base) + 0xa8) macro
H A Dintel_execlists_submission.c3261 ENGINE_WRITE(engine, RING_IMR, in gen8_logical_ring_enable_irq()
3263 ENGINE_POSTING_READ(engine, RING_IMR); in gen8_logical_ring_enable_irq()
3268 ENGINE_WRITE(engine, RING_IMR, ~engine->irq_keep_mask); in gen8_logical_ring_disable_irq()
H A Dintel_engine_cs.c2111 ENGINE_READ(engine, RING_IMR)); in intel_engine_print_registers()
/openbmc/linux/drivers/gpu/drm/i915/gt/uc/
H A Dintel_guc_ads.c374 ret |= GUC_MMIO_REG_ADD(gt, regset, RING_IMR(base), false); in guc_mmio_regset_init()
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c51 MMIO_RING_D(RING_IMR); in iterate_generic_mmio()
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dhandlers.c2184 MMIO_RING_DFH(RING_IMR, D_ALL, 0, NULL, in init_generic_mmio_info()