Home
last modified time | relevance | path

Searched refs:REG_RESET (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/media/dvb-frontends/
H A Dlgs8gl5.c20 #define REG_RESET 0x02 macro
160 val = lgs8gl5_read_reg(state, REG_RESET); in lgs8gl5_soft_reset()
161 lgs8gl5_write_reg(state, REG_RESET, val & ~REG_RESET_OFF); in lgs8gl5_soft_reset()
162 lgs8gl5_write_reg(state, REG_RESET, val | REG_RESET_OFF); in lgs8gl5_soft_reset()
387 if (lgs8gl5_read_reg(state, REG_RESET) < 0) in lgs8gl5_attach()
/openbmc/u-boot/arch/sandbox/include/asm/
H A Drtc.h22 REG_RESET = 0x20, enumerator
/openbmc/linux/drivers/thunderbolt/
H A Dnhi_regs.h115 #define REG_RESET 0x39898 macro
H A Dnhi.c1239 iowrite32(REG_RESET_HRR, nhi->iobase + REG_RESET); in nhi_reset()
1244 val = ioread32(nhi->iobase + REG_RESET); in nhi_reset()
/openbmc/linux/arch/mips/loongson2ef/lemote-2f/
H A Dreset.c80 ec_write(REG_RESET, BIT_RESET_ON); in ml2f_reboot()
H A Dec_kb3310b.h139 #define REG_RESET 0xF4EC macro
/openbmc/u-boot/drivers/rtc/
H A Dsandbox_rtc.c74 return dm_i2c_reg_write(dev, REG_RESET, 0); in sandbox_rtc_reset()
H A Di2c_rtc_emul.c199 if (offset == REG_RESET) in sandbox_i2c_rtc_xfer()
/openbmc/qemu/hw/ipack/
H A Dtpci200.c54 #define REG_RESET 0x0A macro
222 case REG_RESET: in tpci200_read_las0()
264 case REG_RESET: in tpci200_write_las0()
/openbmc/qemu/hw/display/
H A Dg364fb.c64 #define REG_RESET 0x100000 macro
422 case REG_RESET: in g364fb_ctrl_write()