Home
last modified time | relevance | path

Searched refs:REG_ADDR (Results 1 – 18 of 18) sorted by relevance

/openbmc/openbmc/meta-facebook/meta-bletchley/recipes-bletchley/mdio-util/files/
H A Dmdio-util30 REG_ADDR=$3
35 CMD=$((C22_READ_CMD+PHY_ADDR*PHY_ADDR_STEP+REG_ADDR*REG_ADDR_STEP))
74 REG_ADDR=$3
79 CMD=$((C22_WRITE_CMD+PHY_ADDR*PHY_ADDR_STEP+REG_ADDR*REG_ADDR_STEP+WR_DATA))
194 REG_ADDR=${5}
195 aspeed_mdio_c22_read "$BUS" "$PHY_ADDR" "$REG_ADDR" || exit 1
197 REG_ADDR=${5}
199 aspeed_mdio_c22_write "$BUS" "$PHY_ADDR" "$REG_ADDR" "$DATA" || exit 1
202 REG_ADDR=${6}
203 aspeed_mdio_c45_ctrl "$BUS" 0 "$PHY_ADDR" "$DEV_ADDR" "$REG_ADDR" || exit 1
[all …]
/openbmc/linux/include/linux/mfd/
H A Didt82p33_reg.h10 #define REG_ADDR(page, offset) (((page) << 0x7) | ((offset) & 0x7f)) macro
45 #define OUT_MUX_CNFG(outn) REG_ADDR(0x6, (0xC * (outn)))
/openbmc/linux/drivers/net/ethernet/apm/xgene-v2/
H A Dmdio.c19 SET_REG_BITS(&val, REG_ADDR, reg); in xge_mdio_write()
43 SET_REG_BITS(&val, REG_ADDR, reg); in xge_mdio_read()
/openbmc/linux/drivers/hwmon/
H A Dultra45_env.c37 #define REG_ADDR 0x41UL macro
74 writeb(ireg, p->regs + REG_ADDR); in env_read()
84 writeb(ireg, p->regs + REG_ADDR); in env_write()
/openbmc/linux/drivers/net/ethernet/chelsio/cxgb/
H A Dmy3126.c35 #define OFFSET(REG_ADDR) (REG_ADDR << 2) argument
H A Dpm3393.c39 #define OFFSET(REG_ADDR) ((REG_ADDR) << 2) argument
/openbmc/linux/drivers/net/ethernet/apm/xgene/
H A Dxgene_enet_sgmac.h13 #define REG_ADDR(src) ((src) & GENMASK(4, 0)) macro
H A Dxgene_enet_sgmac.c119 addr = PHY_ADDR(phy_id) | REG_ADDR(reg); in xgene_mii_phy_write()
140 addr = PHY_ADDR(phy_id) | REG_ADDR(reg); in xgene_mii_phy_read()
/openbmc/linux/drivers/net/ethernet/qlogic/qed/
H A Dqed.h957 #define REG_ADDR(cdev, offset) ((void __iomem *)((u8 __iomem *)\ macro
961 #define REG_RD(cdev, offset) readl(REG_ADDR(cdev, offset))
962 #define REG_WR(cdev, offset, val) writel((u32)val, REG_ADDR(cdev, offset))
963 #define REG_WR16(cdev, offset, val) writew((u16)val, REG_ADDR(cdev, offset))
H A Dqed_hw.c264 reg_addr = (u32 __iomem *)REG_ADDR(p_hwfn, hw_offset); in qed_memcpy_hw()
/openbmc/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x.h169 #define REG_ADDR(bp, offset) ((bp->regview) + (offset)) macro
171 #define REG_RD(bp, offset) readl(REG_ADDR(bp, offset))
172 #define REG_RD8(bp, offset) readb(REG_ADDR(bp, offset))
173 #define REG_RD16(bp, offset) readw(REG_ADDR(bp, offset))
176 writel_relaxed((u32)val, REG_ADDR(bp, offset))
179 writew_relaxed((u16)val, REG_ADDR(bp, offset))
181 #define REG_WR(bp, offset, val) writel((u32)val, REG_ADDR(bp, offset))
182 #define REG_WR8(bp, offset, val) writeb((u8)val, REG_ADDR(bp, offset))
183 #define REG_WR16(bp, offset, val) writew((u16)val, REG_ADDR(bp, offset))
H A Dbnx2x_vfpf.c144 REG_ADDR(bp, PXP_VF_ADDR_CSDM_GLOBAL_START); in bnx2x_send_msg2pf()
/openbmc/linux/drivers/net/mdio/
H A Dmdio-xgene.c84 data = SET_VAL(PHY_ADDR, phy_id) | SET_VAL(REG_ADDR, reg); in xgene_mdio_rgmii_read()
110 val = SET_VAL(PHY_ADDR, phy_id) | SET_VAL(REG_ADDR, reg); in xgene_mdio_rgmii_write()
/openbmc/u-boot/drivers/spi/
H A Dmeson_spifc.c21 #define REG_ADDR 0x04 macro
/openbmc/linux/drivers/gpu/drm/panel/
H A Dpanel-raspberrypi-touchscreen.c61 enum REG_ADDR { enum
/openbmc/linux/drivers/spi/
H A Dspi-meson-spifc.c23 #define REG_ADDR 0x04 macro
/openbmc/qemu/hw/net/
H A Dcadence_gem.c198 FIELD(PHYMNTNC, REG_ADDR, 18, 5)
1539 reg_num = FIELD_EX32(val, PHYMNTNC, REG_ADDR); in gem_handle_phy_access()
/openbmc/linux/drivers/ptp/
H A Dptp_idt82p33.c1327 err = idt82p33_write(idt82p33, REG_ADDR(page, loaddr), in idt82p33_load_firmware()