Home
last modified time | relevance | path

Searched refs:PPLL_DIV_SEL_MASK (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/video/
H A Dati_radeon_fb.c221 mode->clk_cntl_index & PPLL_DIV_SEL_MASK, in radeon_write_pll_regs()
222 ~PPLL_DIV_SEL_MASK); in radeon_write_pll_regs()
241 mode->clk_cntl_index & PPLL_DIV_SEL_MASK, in radeon_write_pll_regs()
242 ~PPLL_DIV_SEL_MASK); in radeon_write_pll_regs()
/openbmc/linux/drivers/video/fbdev/aty/
H A Dradeon_base.c1369 mode->clk_cntl_index & PPLL_DIV_SEL_MASK, in radeon_write_pll_regs()
1370 ~PPLL_DIV_SEL_MASK); in radeon_write_pll_regs()
1387 mode->clk_cntl_index & PPLL_DIV_SEL_MASK, in radeon_write_pll_regs()
1388 ~PPLL_DIV_SEL_MASK); in radeon_write_pll_regs()
/openbmc/u-boot/include/
H A Dradeon.h985 #define PPLL_DIV_SEL_MASK 0x00000300 macro
/openbmc/linux/include/video/
H A Dradeon.h989 #define PPLL_DIV_SEL_MASK 0x00000300 macro