Home
last modified time | relevance | path

Searched refs:PMCR_EL0 (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/arch/arm64/kvm/
H A Dpmu-emul.c75 u64 val = __vcpu_sys_reg(kvm_pmc_to_vcpu(pmc), PMCR_EL0); in kvm_pmc_has_64bit_overflow()
253 u64 val = __vcpu_sys_reg(vcpu, PMCR_EL0) >> ARMV8_PMU_PMCR_N_SHIFT; in kvm_pmu_valid_counter_mask()
275 if (!(__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E) || !val) in kvm_pmu_enable_counter_mask()
327 if ((__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E)) { in kvm_pmu_overflow_status()
428 if (!(__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E)) in kvm_pmu_counter_increment()
546 __vcpu_sys_reg(vcpu, PMCR_EL0) = val & ~(ARMV8_PMU_PMCR_C | ARMV8_PMU_PMCR_P); in kvm_pmu_handle_pmcr()
571 return (__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E) && in kvm_pmu_counter_is_enabled()
H A Dsys_regs.c831 val = __vcpu_sys_reg(vcpu, PMCR_EL0); in access_pmcr()
839 val = __vcpu_sys_reg(vcpu, PMCR_EL0) in access_pmcr()
888 pmcr = __vcpu_sys_reg(vcpu, PMCR_EL0); in pmu_counter_idx_valid()
2223 { PMU_SYS_REG(PMCR_EL0), .access = access_pmcr,
2224 .reset = reset_pmcr, .reg = PMCR_EL0 },
H A Darm.c796 __vcpu_sys_reg(vcpu, PMCR_EL0)); in check_vcpu_requests()
H A Demulate-nested.c1609 SR_FGT(SYS_PMCR_EL0, HDFGWTR, PMCR_EL0, 1),
/openbmc/qemu/target/arm/
H A Dcpregs.h592 FIELD(HDFGWTR_EL2, PMCR_EL0, 21, 1)
752 DO_BIT(HDFGWTR, PMCR_EL0),
/openbmc/linux/arch/arm64/include/asm/
H A Dkvm_host.h321 PMCR_EL0, /* Control Register */ enumerator
/openbmc/linux/arch/arm64/tools/
H A Dsysreg2268 Field 21 PMCR_EL0