Home
last modified time | relevance | path

Searched refs:PFIT_CONTROL (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/gma500/
H A Doaktrail_lvds.c134 REG_WRITE(PFIT_CONTROL, 0); in oaktrail_lvds_mode_set()
140 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
144 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE | in oaktrail_lvds_mode_set()
147 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE | in oaktrail_lvds_mode_set()
150 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
152 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
H A Dpsb_intel_lvds.c268 lvds_priv->savePFIT_CONTROL = REG_READ(PFIT_CONTROL); in psb_intel_lvds_save()
309 REG_WRITE(PFIT_CONTROL, lvds_priv->savePFIT_CONTROL); in psb_intel_lvds_restore()
485 REG_WRITE(PFIT_CONTROL, pfit_control); in psb_intel_lvds_mode_set()
H A Dpsb_intel_display.c84 pfit_control = REG_READ(PFIT_CONTROL); in psb_intel_panel_fitter_pipe()
214 REG_WRITE(PFIT_CONTROL, 0); in psb_intel_crtc_mode_set()
H A Doaktrail_device.c181 regs->psb.savePFIT_CONTROL = PSB_RVDC32(PFIT_CONTROL); in oaktrail_save_display_registers()
305 PSB_WVDC32(regs->psb.savePFIT_CONTROL, PFIT_CONTROL); in oaktrail_restore_display_registers()
H A Dcdv_device.c259 regs->cdv.savePFIT_CONTROL = REG_READ(PFIT_CONTROL); in cdv_save_display_registers()
330 REG_WRITE(PFIT_CONTROL, regs->cdv.savePFIT_CONTROL); in cdv_restore_display_registers()
H A Doaktrail_crtc.c351 pfit_control = REG_READ(PFIT_CONTROL); in oaktrail_panel_fitter_pipe()
427 REG_WRITE(PFIT_CONTROL, 0); in oaktrail_crtc_mode_set()
H A Dcdv_intel_display.c563 pfit_control = REG_READ(PFIT_CONTROL); in cdv_intel_panel_fitter_pipe()
762 REG_WRITE(PFIT_CONTROL, 0); in cdv_intel_crtc_mode_set()
H A Dcdv_intel_lvds.c293 REG_WRITE(PFIT_CONTROL, pfit_control); in cdv_intel_lvds_mode_set()
H A Dpsb_intel_reg.h205 #define PFIT_CONTROL 0x61230 macro
H A Dcdv_intel_dp.c1100 REG_WRITE(PFIT_CONTROL, pfit_control); in cdv_intel_dp_mode_set()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_lvds.c151 tmp = intel_de_read(dev_priv, PFIT_CONTROL); in intel_lvds_get_config()
H A Dintel_display.c1732 intel_de_read(dev_priv, PFIT_CONTROL) & PFIT_ENABLE); in i9xx_pfit_enable()
1737 intel_de_write(dev_priv, PFIT_CONTROL, crtc_state->gmch_pfit.control); in i9xx_pfit_enable()
2027 intel_de_read(dev_priv, PFIT_CONTROL)); in i9xx_pfit_disable()
2028 intel_de_write(dev_priv, PFIT_CONTROL, 0); in i9xx_pfit_disable()
2772 tmp = intel_de_read(dev_priv, PFIT_CONTROL); in i9xx_get_pfit_config()
H A Dintel_overlay.c951 if (intel_de_read(dev_priv, PFIT_CONTROL) & PFIT_VERT_AUTO_SCALE) in update_pfit_vscale_ratio()
/openbmc/linux/drivers/gpu/drm/i915/
H A Di915_reg.h2355 #define PFIT_CONTROL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61230) macro