| /openbmc/linux/arch/arm/boot/dts/samsung/ |
| H A D | s3c64xx.dtsi | 135 clocks = <&clocks PCLK_UART1>, <&clocks PCLK_UART1>,
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 87 #define PCLK_UART1 72 macro
|
| H A D | rk3036-cru.h | 69 #define PCLK_UART1 342 macro
|
| H A D | exynos7-clk.h | 93 #define PCLK_UART1 1 macro
|
| H A D | rk3188-cru-common.h | 85 #define PCLK_UART1 333 macro
|
| H A D | rk3128-cru.h | 109 #define PCLK_UART1 342 macro
|
| H A D | rk3228-cru.h | 108 #define PCLK_UART1 342 macro
|
| H A D | rv1108-cru.h | 117 #define PCLK_UART1 266 macro
|
| H A D | px30-cru.h | 152 #define PCLK_UART1 329 macro
|
| H A D | rk3368-cru.h | 126 #define PCLK_UART1 342 macro
|
| H A D | rk3308-cru.h | 177 #define PCLK_UART1 198 macro
|
| H A D | rk3328-cru.h | 142 #define PCLK_UART1 211 macro
|
| H A D | rk3288-cru.h | 134 #define PCLK_UART1 342 macro
|
| H A D | rockchip,rv1126-cru.h | 45 #define PCLK_UART1 32 macro
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | rk3036-cru.h | 70 #define PCLK_UART1 342 macro
|
| H A D | rk3128-cru.h | 73 #define PCLK_UART1 342 macro
|
| H A D | exynos7420-clk.h | 96 #define PCLK_UART1 1 macro
|
| H A D | rk3228-cru.h | 77 #define PCLK_UART1 342 macro
|
| H A D | rk3188-cru-common.h | 83 #define PCLK_UART1 333 macro
|
| H A D | rk3368-cru.h | 129 #define PCLK_UART1 342 macro
|
| H A D | rv1108-cru.h | 120 #define PCLK_UART1 266 macro
|
| H A D | rk3288-cru.h | 129 #define PCLK_UART1 342 macro
|
| H A D | rk3328-cru.h | 141 #define PCLK_UART1 311 macro
|
| /openbmc/linux/drivers/clk/samsung/ |
| H A D | clk-s3c64xx.c | 243 GATE_BUS(PCLK_UART1, "pclk_uart1", "pclk", PCLK_GATE, 2),
348 ALIAS(PCLK_UART1, "s3c6400-uart.1", "uart"),
|
| /openbmc/linux/drivers/clk/rockchip/ |
| H A D | clk-rk3188.c | 653 GATE(PCLK_UART1, "pclk_uart1", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 1, GFLAGS),
744 GATE(PCLK_UART1, "pclk_uart1", "hclk_ahb2apb", 0, RK2928_CLKGATE_CON(8), 1, GFLAGS),
|