Home
last modified time | relevance | path

Searched refs:MUSB_CSR0 (Results 1 – 8 of 8) sorted by relevance

/openbmc/u-boot/drivers/usb/musb-new/
H A Dmusb_gadget_ep0.c512 musb_writew(regs, MUSB_CSR0, csr); in ep0_rxstate()
532 dev_dbg(musb->controller, "odd; csr0 %04x\n", musb_readw(regs, MUSB_CSR0)); in ep0_txstate()
556 musb_writew(regs, MUSB_CSR0, csr); in ep0_txstate()
617 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SVDRXPKTRDY); in musb_read_setup()
618 while ((musb_readw(regs, MUSB_CSR0) in musb_read_setup()
654 csr = musb_readw(regs, MUSB_CSR0); in musb_g_ep0_irq()
672 musb_writew(regs, MUSB_CSR0, in musb_g_ep0_irq()
676 csr = musb_readw(regs, MUSB_CSR0); in musb_g_ep0_irq()
681 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SVDSETUPEND); in musb_g_ep0_irq()
695 csr = musb_readw(regs, MUSB_CSR0); in musb_g_ep0_irq()
[all …]
H A Dmusb_regs.h253 #define MUSB_CSR0 MUSB_TXCSR /* Re-used for EP0 */ macro
342 #define MUSB_CSR0 0x0082 macro
H A Dmusb_host.c151 musb_writew(ep->regs, MUSB_CSR0, txcsr); in musb_h_tx_start()
980 csr = musb_readw(epio, MUSB_CSR0); in musb_h_ep0_irq()
1014 musb_writew(epio, MUSB_CSR0, 0); in musb_h_ep0_irq()
1028 musb_writew(epio, MUSB_CSR0, csr); in musb_h_ep0_irq()
1030 musb_writew(epio, MUSB_CSR0, csr); in musb_h_ep0_irq()
1038 musb_writew(epio, MUSB_CSR0, 0); in musb_h_ep0_irq()
1072 musb_writew(epio, MUSB_CSR0, csr); in musb_h_ep0_irq()
H A Dmusb_core.c327 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_TXPKTRDY); in musb_load_testpacket()
/openbmc/linux/drivers/usb/musb/
H A Dmusb_gadget_ep0.c508 musb_writew(regs, MUSB_CSR0, csr); in ep0_rxstate()
528 musb_dbg(musb, "odd; csr0 %04x", musb_readw(regs, MUSB_CSR0)); in ep0_txstate()
565 musb_writew(regs, MUSB_CSR0, csr); in ep0_txstate()
613 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SVDRXPKTRDY); in musb_read_setup()
614 while ((musb_readw(regs, MUSB_CSR0) in musb_read_setup()
650 csr = musb_readw(regs, MUSB_CSR0); in musb_g_ep0_irq()
666 musb_writew(regs, MUSB_CSR0, in musb_g_ep0_irq()
670 csr = musb_readw(regs, MUSB_CSR0); in musb_g_ep0_irq()
675 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SVDSETUPEND); in musb_g_ep0_irq()
689 csr = musb_readw(regs, MUSB_CSR0); in musb_g_ep0_irq()
[all …]
H A Dmusb_host.c159 musb_writew(ep->regs, MUSB_CSR0, txcsr); in musb_h_tx_start()
1070 csr = musb_readw(epio, MUSB_CSR0); in musb_h_ep0_irq()
1104 musb_writew(epio, MUSB_CSR0, 0); in musb_h_ep0_irq()
1118 musb_writew(epio, MUSB_CSR0, csr); in musb_h_ep0_irq()
1120 musb_writew(epio, MUSB_CSR0, csr); in musb_h_ep0_irq()
1128 musb_writew(epio, MUSB_CSR0, 0); in musb_h_ep0_irq()
1165 musb_writew(epio, MUSB_CSR0, csr); in musb_h_ep0_irq()
H A Dmusb_regs.h249 #define MUSB_CSR0 MUSB_TXCSR /* Re-used for EP0 */ macro
H A Dmusb_core.c588 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_TXPKTRDY); in musb_load_testpacket()