Home
last modified time | relevance | path

Searched refs:MSR_IA32_DEBUGCTLMSR (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/arch/x86/events/amd/
H A Dlbr.c406 rdmsrl(MSR_IA32_DEBUGCTLMSR, dbg_ctl); in amd_pmu_lbr_enable_all()
407 wrmsrl(MSR_IA32_DEBUGCTLMSR, dbg_ctl | DEBUGCTLMSR_FREEZE_LBRS_ON_PMI); in amd_pmu_lbr_enable_all()
426 rdmsrl(MSR_IA32_DEBUGCTLMSR, dbg_ctl); in amd_pmu_lbr_disable_all()
427 wrmsrl(MSR_IA32_DEBUGCTLMSR, dbg_ctl & ~DEBUGCTLMSR_FREEZE_LBRS_ON_PMI); in amd_pmu_lbr_disable_all()
/openbmc/linux/arch/x86/include/asm/
H A Dprocessor.h587 rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); in get_debugctlmsr()
598 wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); in update_debugctlmsr()
H A Dmsr-index.h351 #define MSR_IA32_DEBUGCTLMSR 0x000001d9 macro
/openbmc/linux/tools/testing/selftests/kvm/lib/x86_64/
H A Dsvm.c98 save->dbgctl = rdmsr(MSR_IA32_DEBUGCTLMSR); in generic_svm_setup()
/openbmc/linux/arch/x86/kernel/
H A Dprocess.c707 rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in __switch_to_xtra()
711 wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in __switch_to_xtra()
H A Dtraps.c1019 rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in exc_debug_kernel()
1021 wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in exc_debug_kernel()
/openbmc/u-boot/arch/x86/include/asm/
H A Dmsr-index.h125 #define MSR_IA32_DEBUGCTLMSR 0x000001d9 macro
/openbmc/linux/arch/x86/kernel/cpu/
H A Dintel.c1233 rdmsrl(MSR_IA32_DEBUGCTLMSR, val); in bus_lock_init()
1247 wrmsrl(MSR_IA32_DEBUGCTLMSR, val); in bus_lock_init()
/openbmc/linux/arch/x86/events/
H A Dperf_event.h1455 rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in __intel_pmu_lbr_disable()
1457 wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in __intel_pmu_lbr_disable()
H A Dcore.c1554 rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in perf_event_print_debug()
/openbmc/linux/arch/x86/events/intel/
H A Dlbr.c141 rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in __intel_pmu_lbr_enable()
157 wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctl); in __intel_pmu_lbr_enable()
H A Dcore.c4632 msr_set_bit(MSR_IA32_DEBUGCTLMSR, in flip_smm_bit()
4635 msr_clear_bit(MSR_IA32_DEBUGCTLMSR, in flip_smm_bit()
/openbmc/linux/tools/arch/x86/include/asm/
H A Dmsr-index.h335 #define MSR_IA32_DEBUGCTLMSR 0x000001d9 macro
/openbmc/linux/arch/x86/kvm/svm/
H A Dsvm.c102 { .index = MSR_IA32_DEBUGCTLMSR, .always = false },
1023 set_msr_interception(vcpu, svm->msrpm, MSR_IA32_DEBUGCTLMSR, 1, 1); in svm_enable_lbrv()
2901 case MSR_IA32_DEBUGCTLMSR: in svm_get_msr()
3154 case MSR_IA32_DEBUGCTLMSR: in svm_set_msr()
/openbmc/linux/arch/x86/kvm/vmx/
H A Dvmx.c2127 case MSR_IA32_DEBUGCTLMSR: in vmx_get_msr()
2236 case MSR_IA32_DEBUGCTLMSR: { in vmx_set_msr()