Home
last modified time | relevance | path

Searched refs:MSR_BIP (Results 1 – 5 of 5) sorted by relevance

/openbmc/qemu/target/microblaze/
H A Dhelper.c171 assert(!(msr & (MSR_EIP | MSR_BIP))); in mb_cpu_do_interrupt()
195 msr |= MSR_BIP; in mb_cpu_do_interrupt()
260 && !(env->msr & (MSR_EIP | MSR_BIP)) in mb_cpu_exec_interrupt()
H A Dcpu.h59 #define MSR_BIP (1<<3) /* 0x008 */ macro
H A Dtranslate.c1155 tcg_gen_ori_i32(cpu_msr, cpu_msr, MSR_BIP); in DO_BCC()
1194 msr_to_set |= MSR_BIP; in trans_brki()
1519 tcg_gen_andi_i32(cpu_msr, cpu_msr, ~(MSR_VM | MSR_UM | MSR_BIP)); in do_rtb()
/openbmc/linux/arch/microblaze/include/asm/
H A Dregisters.h14 #define MSR_BIP (1<<3) /* 0x008 */ macro
/openbmc/linux/arch/microblaze/kernel/
H A Dentry.S56 msrclr r0, MSR_BIP
60 msrset r0, MSR_BIP
99 andi r11, r11, ~MSR_BIP
105 ori r11, r11, MSR_BIP
253 ori r11, r11, MSR_EE | MSR_BIP; /* set EE and BIP */ \