Home
last modified time | relevance | path

Searched refs:MSECCFG_MML (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dpmp.h43 MSECCFG_MML = 1 << 0, enumerator
88 #define MSECCFG_MML_ISSET(env) get_field(env->mseccfg, MSECCFG_MML)
H A Dpmp.c593 val |= (env->mseccfg & (MSECCFG_MMWP | MSECCFG_MML)); in mseccfg_csr_write()
594 if ((val ^ env->mseccfg) & (MSECCFG_MMWP | MSECCFG_MML)) { in mseccfg_csr_write()
598 val &= ~(MSECCFG_MMWP | MSECCFG_MML | MSECCFG_RLB); in mseccfg_csr_write()