Searched refs:MSCC_PHY_WOL_MAC_CONTROL (Results 1 – 3 of 3) sorted by relevance
/openbmc/linux/drivers/net/phy/mscc/ |
H A D | mscc.h | 76 #define MSCC_PHY_WOL_MAC_CONTROL 27 macro 191 #define MSCC_PHY_WOL_MAC_CONTROL 27 macro
|
H A D | mscc_main.c | 317 reg_val = __phy_read(phydev, MSCC_PHY_WOL_MAC_CONTROL); in vsc85xx_wol_set() 322 __phy_write(phydev, MSCC_PHY_WOL_MAC_CONTROL, reg_val); in vsc85xx_wol_set() 362 reg_val = __phy_read(phydev, MSCC_PHY_WOL_MAC_CONTROL); in vsc85xx_wol_get() 472 MSCC_PHY_WOL_MAC_CONTROL, EDGE_RATE_CNTL_MASK, in vsc85xx_edge_rate_cntl_set()
|
/openbmc/u-boot/drivers/net/phy/ |
H A D | mscc.c | 113 #define MSCC_PHY_WOL_MAC_CONTROL 27 macro 1256 reg_val = phy_read(phydev, MDIO_DEVAD_NONE, MSCC_PHY_WOL_MAC_CONTROL); in vsc8531_config() 1264 phy_write(phydev, MDIO_DEVAD_NONE, MSCC_PHY_WOL_MAC_CONTROL, reg_val); in vsc8531_config() 1316 reg_val = phy_read(phydev, MDIO_DEVAD_NONE, MSCC_PHY_WOL_MAC_CONTROL); in vsc8541_config() 1324 phy_write(phydev, MDIO_DEVAD_NONE, MSCC_PHY_WOL_MAC_CONTROL, reg_val); in vsc8541_config()
|