Home
last modified time | relevance | path

Searched refs:MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_2_0_0_sh_mask.h3744 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_2_3_0_sh_mask.h4448 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_1_0_sh_mask.h4793 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_9_1_sh_mask.h4245 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_9_3_0_sh_mask.h4812 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_1_8_0_sh_mask.h10126 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_1_7_sh_mask.h13043 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro
H A Dmmhub_9_4_1_sh_mask.h10811 #define MMEA0_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT macro