Home
last modified time | relevance | path

Searched refs:MMC_CAP_UHS_DDR50 (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/mmc/core/
H A Dhost.h62 MMC_CAP_UHS_DDR50) && in mmc_host_uhs()
H A Dhost.c371 host->caps |= MMC_CAP_UHS_DDR50; in mmc_of_parse()
H A Dsdio.c541 } else if ((card->host->caps & MMC_CAP_UHS_DDR50) && in sdio_set_bus_speed_mode()
H A Dsd.c468 } else if ((card->host->caps & MMC_CAP_UHS_DDR50) && in sd_update_bus_speed_mode()
/openbmc/u-boot/include/
H A Dmvebu_mmc.h253 #define MMC_CAP_UHS_DDR50 (1 << 19) macro
/openbmc/linux/include/linux/mmc/
H A Dhost.h379 #define MMC_CAP_UHS_DDR50 (1 << 20) /* Host supports UHS DDR50 mode */ macro
382 MMC_CAP_UHS_DDR50)
/openbmc/linux/drivers/mmc/host/
H A Dsdhci-st.c206 if (mhost->caps & MMC_CAP_UHS_DDR50) in st_mmcss_cconfig()
H A Dsdhci-acpi.c347 c->host->mmc->caps &= ~MMC_CAP_UHS_DDR50; in intel_setup_host()
H A Dsdhci_am654.c130 MMC_CAP_UHS_DDR50},
H A Dalcor.c1057 | MMC_CAP_UHS_SDR104 | MMC_CAP_UHS_DDR50; in alcor_init_mmc()
H A Dsdhci-omap.c1151 MMC_CAP_UHS_DDR50); in sdhci_omap_config_iodelay_pinctrl_state()
H A Drtsx_pci_sdmmc.c1424 mmc->caps |= MMC_CAP_UHS_DDR50; in init_extra_caps()
H A Dsdhci.c4584 mmc->caps |= MMC_CAP_UHS_DDR50; in sdhci_setup_host()
4690 MMC_CAP_UHS_DDR50 | MMC_CAP_1_8V_DDR)) || in sdhci_setup_host()
/openbmc/linux/drivers/staging/greybus/
H A Dsdio.c76 ((r & GB_SDIO_CAP_UHS_DDR50) ? MMC_CAP_UHS_DDR50 : 0) | in _gb_sdio_set_host_caps()