Searched refs:MD_CTR (Results 1 – 2 of 2) sorted by relevance
38 mtspr(MD_CTR, MD_RESETVAL); /* Set cache mode with MMU off */ in dcache_enable()
296 #define MD_CTR 792 /* Data TLB control register */ macro