/openbmc/qemu/hw/nvram/ |
H A D | bcm2835_otp.c | 40 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 44 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 48 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 52 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 56 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 60 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 64 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 68 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 72 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() 76 qemu_log_mask(LOG_UNIMP, in bcm2835_otp_read() [all …]
|
/openbmc/qemu/hw/ssi/ |
H A D | stm32f2xx_spi.c | 79 qemu_log_mask(LOG_UNIMP, "%s: Interrupts and DMA are not implemented\n", in stm32f2xx_spi_read() 89 qemu_log_mask(LOG_UNIMP, "%s: CRC is not implemented, the registers " \ in stm32f2xx_spi_read() 93 qemu_log_mask(LOG_UNIMP, "%s: CRC is not implemented, the registers " \ in stm32f2xx_spi_read() 97 qemu_log_mask(LOG_UNIMP, "%s: CRC is not implemented, the registers " \ in stm32f2xx_spi_read() 101 qemu_log_mask(LOG_UNIMP, "%s: I2S is not implemented, the registers " \ in stm32f2xx_spi_read() 105 qemu_log_mask(LOG_UNIMP, "%s: I2S is not implemented, the registers " \ in stm32f2xx_spi_read() 129 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_spi_write() 143 qemu_log_mask(LOG_UNIMP, "%s: CRC is not implemented\n", __func__); in stm32f2xx_spi_write() 154 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_spi_write() 158 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_spi_write()
|
H A D | ibex_spi_host.c | 377 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 390 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 397 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 432 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 437 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 441 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 478 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 501 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 538 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() 542 qemu_log_mask(LOG_UNIMP, in ibex_spi_host_write() [all …]
|
/openbmc/qemu/hw/char/ |
H A D | bcm2835_aux.c | 112 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_LCR_REG unsupported\n", __func__); in bcm2835_aux_read() 116 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_MCR_REG unsupported\n", __func__); in bcm2835_aux_read() 127 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_MSR_REG unsupported\n", __func__); in bcm2835_aux_read() 131 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_SCRATCH unsupported\n", __func__); in bcm2835_aux_read() 147 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_BAUD_REG unsupported\n", __func__); in bcm2835_aux_read() 166 qemu_log_mask(LOG_UNIMP, "%s: unsupported attempt to enable SPI" in bcm2835_aux_write() 193 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_LCR_REG unsupported\n", __func__); in bcm2835_aux_write() 197 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_MCR_REG unsupported\n", __func__); in bcm2835_aux_write() 201 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_SCRATCH unsupported\n", __func__); in bcm2835_aux_write() 205 qemu_log_mask(LOG_UNIMP, "%s: AUX_MU_CNTL_REG unsupported\n", __func__); in bcm2835_aux_write() [all …]
|
H A D | ibex_uart.c | 317 qemu_log_mask(LOG_UNIMP, in ibex_uart_read() 323 qemu_log_mask(LOG_UNIMP, in ibex_uart_read() 328 qemu_log_mask(LOG_UNIMP, in ibex_uart_read() 333 qemu_log_mask(LOG_UNIMP, in ibex_uart_read() 370 qemu_log_mask(LOG_UNIMP, in ibex_uart_write() 374 qemu_log_mask(LOG_UNIMP, in ibex_uart_write() 378 qemu_log_mask(LOG_UNIMP, in ibex_uart_write() 382 qemu_log_mask(LOG_UNIMP, in ibex_uart_write() 387 qemu_log_mask(LOG_UNIMP, in ibex_uart_write() 392 qemu_log_mask(LOG_UNIMP, in ibex_uart_write() [all …]
|
/openbmc/qemu/hw/misc/ |
H A D | iotkit-sysctl.c | 402 qemu_log_mask(LOG_UNIMP, in iotkit_sysctl_write() 407 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl RESET_MASK unimplemented\n"); in iotkit_sysctl_write() 456 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl WICCTRL unimplemented\n"); in iotkit_sysctl_write() 469 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl SECDBGSET unimplemented\n"); in iotkit_sysctl_write() 488 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl SCSECCTRL unimplemented\n"); in iotkit_sysctl_write() 501 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl FCLK_DIV unimplemented\n"); in iotkit_sysctl_write() 514 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl SYSCLK_DIV unimplemented\n"); in iotkit_sysctl_write() 527 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl CLOCK_FORCE unimplemented\n"); in iotkit_sysctl_write() 553 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl EWCTRL unimplemented\n"); in iotkit_sysctl_write() 558 qemu_log_mask(LOG_UNIMP, "IoTKit SysCtl NMI_ENABLE unimplemented\n"); in iotkit_sysctl_write() [all …]
|
H A D | stm32l4x5_syscfg.c | 145 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write() 151 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write() 163 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write() 174 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write() 183 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write() 190 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write() 196 qemu_log_mask(LOG_UNIMP, in stm32l4x5_syscfg_write()
|
H A D | bcm2835_powermgt.c | 45 qemu_log_mask(LOG_UNIMP, in bcm2835_powermgt_read() 82 qemu_log_mask(LOG_UNIMP, in bcm2835_powermgt_write() 87 qemu_log_mask(LOG_UNIMP, in bcm2835_powermgt_write() 93 qemu_log_mask(LOG_UNIMP, in bcm2835_powermgt_write()
|
H A D | mchp_pfsoc_dmc.c | 78 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device read " in mchp_pfsoc_ddr_sgmii_phy_read() 90 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device write " in mchp_pfsoc_ddr_sgmii_phy_write() 160 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device read " in type_init() 172 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device write " in mchp_pfsoc_ddr_cfg_write()
|
H A D | mchp_pfsoc_ioscb.c | 70 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device read " in mchp_pfsoc_dummy_read() 80 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device write " in mchp_pfsoc_dummy_write() 107 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device read " in mchp_pfsoc_pll_read() 137 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device read " in mchp_pfsoc_io_calib_ddr_read() 173 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device read " in mchp_pfsoc_ctrl_read() 191 qemu_log_mask(LOG_UNIMP, "%s: unimplemented device write " in mchp_pfsoc_ctrl_write()
|
/openbmc/qemu/hw/adc/ |
H A D | stm32f2xx_adc.c | 108 qemu_log_mask(LOG_UNIMP, in stm32f2xx_adc_read() 127 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_adc_read() 142 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_adc_read() 150 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_adc_read() 180 qemu_log_mask(LOG_UNIMP, in stm32f2xx_adc_write() 205 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_adc_write() 226 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_adc_write() 235 qemu_log_mask(LOG_UNIMP, "%s: " \ in stm32f2xx_adc_write()
|
/openbmc/qemu/hw/ppc/ |
H A D | pnv_adu.c | 51 qemu_log_mask(LOG_UNIMP, "ADU: LPC_BASE_REG is not implemented\n"); in pnv_adu_xscom_read() 64 qemu_log_mask(LOG_UNIMP, "ADU Unimplemented read register: Ox%08x\n", in pnv_adu_xscom_read() 108 qemu_log_mask(LOG_UNIMP, in pnv_adu_xscom_write() 156 qemu_log_mask(LOG_UNIMP, in pnv_adu_xscom_write() 161 qemu_log_mask(LOG_UNIMP, "ADU Unimplemented write register: Ox%08x\n", in pnv_adu_xscom_write()
|
H A D | pnv_core.c | 94 qemu_log_mask(LOG_UNIMP, "%s: unimp read 0x%08x\n", __func__, in pnv_core_power8_xscom_read() 106 qemu_log_mask(LOG_UNIMP, "%s: unimp write 0x%08x\n", __func__, in pnv_core_power8_xscom_write() 151 qemu_log_mask(LOG_UNIMP, "%s: unimp read 0x%08x\n", __func__, in pnv_core_power9_xscom_read() 168 qemu_log_mask(LOG_UNIMP, "%s: unimp write 0x%08x\n", __func__, in pnv_core_power9_xscom_write() 227 qemu_log_mask(LOG_UNIMP, "%s: unimp read 0x%08x\n", __func__, in pnv_core_power10_xscom_read() 277 qemu_log_mask(LOG_UNIMP, "%s: unimp bits in DIRECT_CONTROLS " in pnv_core_power10_xscom_write() 283 qemu_log_mask(LOG_UNIMP, "%s: unimp write 0x%08x\n", __func__, in pnv_core_power10_xscom_write() 526 qemu_log_mask(LOG_UNIMP, "%s: unimp read 0x%08x\n", __func__, in DEFINE_TYPES() 543 qemu_log_mask(LOG_UNIMP, "%s: unimp write 0x%08x\n", __func__, in pnv_quad_power9_xscom_write() 570 qemu_log_mask(LOG_UNIMP, "%s: unimp read 0x%08x\n", __func__, in pnv_quad_power10_xscom_read() [all …]
|
H A D | pnv_n1_chiplet.c | 41 qemu_log_mask(LOG_UNIMP, "%s: Invalid xscom read at 0x%" PRIx32 "\n", in pnv_n1_chiplet_pb_scom_eq_read() 58 qemu_log_mask(LOG_UNIMP, "%s: Invalid xscom write at 0x%" PRIx32 "\n", in pnv_n1_chiplet_pb_scom_eq_write() 85 qemu_log_mask(LOG_UNIMP, "%s: Invalid xscom read at 0x%" PRIx32 "\n", in pnv_n1_chiplet_pb_scom_es_read() 102 qemu_log_mask(LOG_UNIMP, "%s: Invalid xscom write at 0x%" PRIx32 "\n", in pnv_n1_chiplet_pb_scom_es_write()
|
H A D | pnv_homer.c | 152 qemu_log_mask(LOG_UNIMP, "PBA: read to unimplemented register: Ox%" in pnv_homer_power8_pba_read() 161 qemu_log_mask(LOG_UNIMP, "PBA: write to unimplemented register: Ox%" in pnv_homer_power8_pba_write() 295 qemu_log_mask(LOG_UNIMP, "PBA: read to unimplemented register: Ox%" in pnv_homer_power9_pba_read() 304 qemu_log_mask(LOG_UNIMP, "PBA: write to unimplemented register: Ox%" in pnv_homer_power9_pba_write() 358 qemu_log_mask(LOG_UNIMP, "PBA: read to unimplemented register: Ox%" in pnv_homer_power10_pba_read() 367 qemu_log_mask(LOG_UNIMP, "PBA: write to unimplemented register: Ox%" in pnv_homer_power10_pba_write()
|
H A D | pnv_sbe.c | 95 qemu_log_mask(LOG_UNIMP, "SBE Unimplemented register: Ox%" in pnv_sbe_power9_xscom_ctrl_read() 113 qemu_log_mask(LOG_UNIMP, "SBE Unimplemented register: Ox%" in pnv_sbe_power9_xscom_ctrl_write() 240 qemu_log_mask(LOG_UNIMP, "SBE Unimplemented command: 0x%x\n", cmd); in do_sbe_msg() 274 qemu_log_mask(LOG_UNIMP, "SBE Unimplemented register: Ox%" in pnv_sbe_power9_xscom_mbox_read() 318 qemu_log_mask(LOG_UNIMP, "SBE Unimplemented register: Ox%" in pnv_sbe_power9_xscom_mbox_write()
|
H A D | pnv_occ.c | 75 qemu_log_mask(LOG_UNIMP, "OCC Unimplemented register: Ox%" in pnv_occ_power8_xscom_read() 98 qemu_log_mask(LOG_UNIMP, "OCC Unimplemented register: Ox%" in pnv_occ_power8_xscom_write() 197 qemu_log_mask(LOG_UNIMP, "OCC Unimplemented register: Ox%" in pnv_occ_power9_xscom_read() 220 qemu_log_mask(LOG_UNIMP, "OCC Unimplemented register: Ox%" in pnv_occ_power9_xscom_write()
|
/openbmc/qemu/linux-user/ |
H A D | fd-trans.c | 561 qemu_log_mask(LOG_UNIMP, "Unknown QEMU_IFLA_BR type %d\n", in host_to_target_data_bridge_nlattr() 629 qemu_log_mask(LOG_UNIMP, "Unknown QEMU_IFLA_BRPORT type %d\n", in host_to_target_slave_data_bridge_nlattr() 658 qemu_log_mask(LOG_UNIMP, "Unknown QEMU_IFLA_TUN type %d\n", in host_to_target_data_tun_nlattr() 706 qemu_log_mask(LOG_UNIMP, "Unknown QEMU_IFLA_INFO_KIND %s\n", in host_to_target_data_linkinfo_nlattr() 718 qemu_log_mask(LOG_UNIMP, "Unknown QEMU_IFLA_INFO_SLAVE_KIND %s\n", in host_to_target_data_linkinfo_nlattr() 723 qemu_log_mask(LOG_UNIMP, "Unknown host QEMU_IFLA_INFO type: %d\n", in host_to_target_data_linkinfo_nlattr() 746 qemu_log_mask(LOG_UNIMP, "Unknown host AF_INET type: %d\n", in host_to_target_data_inet_nlattr() 798 qemu_log_mask(LOG_UNIMP, "Unknown host AF_INET6 type: %d\n", in host_to_target_data_inet6_nlattr() 817 qemu_log_mask(LOG_UNIMP, "Unknown host AF_SPEC type: %d\n", in host_to_target_data_spec_nlattr() 840 LOG_UNIMP, "Unknown host XDP type: %d\n", nlattr->nla_type); in host_to_target_data_xdp_nlattr() [all …]
|
/openbmc/qemu/target/xtensa/ |
H A D | gdbstub.c | 105 qemu_log_mask(LOG_UNIMP, "%s from reg %d of unsupported size %d\n", in xtensa_cpu_gdb_read_register() 114 qemu_log_mask(LOG_UNIMP, "%s from reg %d of unsupported type %d\n", in xtensa_cpu_gdb_read_register() 164 qemu_log_mask(LOG_UNIMP, "%s to reg %d of unsupported size %d\n", in xtensa_cpu_gdb_write_register() 174 qemu_log_mask(LOG_UNIMP, "%s to reg %d of unsupported type %d\n", in xtensa_cpu_gdb_write_register()
|
/openbmc/qemu/hw/gpio/ |
H A D | stm32l4x5_gpio.c | 269 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write() 279 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write() 290 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write() 308 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write() 314 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write() 320 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write() 332 qemu_log_mask(LOG_UNIMP, in stm32l4x5_gpio_write()
|
/openbmc/qemu/hw/m68k/ |
H A D | next-kbd.c | 87 qemu_log_mask(LOG_UNIMP, "NeXT kbd read byte %"HWADDR_PRIx"\n", addr); in kbd_read_byte() 95 qemu_log_mask(LOG_UNIMP, "NeXT kbd read word %"HWADDR_PRIx"\n", addr); in kbd_read_word() 134 qemu_log_mask(LOG_UNIMP, "NeXT kbd read long %"HWADDR_PRIx"\n", addr); in kbd_read_long() 156 qemu_log_mask(LOG_UNIMP, "NeXT kbd write: size=%u addr=0x%"HWADDR_PRIx in kbd_writefn()
|
/openbmc/qemu/hw/audio/ |
H A D | sb16.c | 421 qemu_log_mask(LOG_UNIMP, "ADC not yet supported (command %#x)\n", in command() 484 qemu_log_mask(LOG_UNIMP, "0x35 - MIDI command not implemented\n"); in command() 518 qemu_log_mask(LOG_UNIMP, "0x75 - DMA DAC, 4-bit ADPCM not" in command() 524 qemu_log_mask(LOG_UNIMP, "0x74 - DMA DAC, 4-bit ADPCM Reference not" in command() 530 qemu_log_mask(LOG_UNIMP, "0x74 - DMA DAC, 2.6-bit ADPCM not" in command() 536 qemu_log_mask(LOG_UNIMP, "0x74 - DMA DAC, 2.6-bit ADPCM Reference" in command() 541 qemu_log_mask(LOG_UNIMP, "0x7d - Autio-Initialize DMA DAC, 4-bit" in command() 543 qemu_log_mask(LOG_UNIMP, "not implemented\n"); in command() 547 qemu_log_mask(LOG_UNIMP, "0x7d - Autio-Initialize DMA DAC, 2.6-bit" in command() 549 qemu_log_mask(LOG_UNIMP, "not implemented\n"); in command() [all …]
|
/openbmc/qemu/hw/mem/ |
H A D | npcm7xx_mc.c | 37 qemu_log_mask(LOG_UNIMP, "%s: mostly unimplemented\n", __func__); in npcm7xx_mc_read() 45 qemu_log_mask(LOG_UNIMP, "%s: mostly unimplemented\n", __func__); in npcm7xx_mc_write()
|
/openbmc/qemu/target/sparc/ |
H A D | ldst_helper.c | 605 qemu_log_mask(LOG_UNIMP, in helper_ld_asi() 614 qemu_log_mask(LOG_UNIMP, in helper_ld_asi() 624 qemu_log_mask(LOG_UNIMP, in helper_ld_asi() 633 qemu_log_mask(LOG_UNIMP, in helper_ld_asi() 639 qemu_log_mask(LOG_UNIMP, in helper_ld_asi() 822 qemu_log_mask(LOG_UNIMP, in helper_st_asi() 831 qemu_log_mask(LOG_UNIMP, in helper_st_asi() 840 qemu_log_mask(LOG_UNIMP, in helper_st_asi() 849 qemu_log_mask(LOG_UNIMP, in helper_st_asi() 861 qemu_log_mask(LOG_UNIMP, in helper_st_asi() [all …]
|
/openbmc/qemu/hw/timer/ |
H A D | ibex_timer.c | 192 qemu_log_mask(LOG_UNIMP, "Alert triggering not supported"); in ibex_timer_write() 198 qemu_log_mask(LOG_UNIMP, "Changing prescale or step not supported"); in ibex_timer_write() 202 qemu_log_mask(LOG_UNIMP, "Changing timer value is not supported"); in ibex_timer_write() 205 qemu_log_mask(LOG_UNIMP, "Changing timer value is not supported"); in ibex_timer_write()
|