Home
last modified time | relevance | path

Searched refs:IS_G4X (Results 1 – 25 of 34) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_fbc.c399 if (IS_G4X(i915)) in g4x_dpfc_ctl()
703 if (DISPLAY_VER(i915) >= 5 || IS_G4X(i915)) in intel_fbc_cfb_base_max()
734 if (IS_G4X(i915)) in intel_fbc_max_limit()
780 if (DISPLAY_VER(i915) < 5 && !IS_G4X(i915)) { in intel_fbc_alloc_cfb()
868 if (DISPLAY_VER(i915) == 4 && !IS_G4X(i915) && stride < 2048) in stride_is_valid()
897 if (IS_G4X(i915)) in pixel_format_is_valid()
914 else if (DISPLAY_VER(i915) <= 4 && !IS_G4X(i915) && in rotation_is_valid()
938 } else if (IS_G4X(i915) || DISPLAY_VER(i915) >= 5) { in intel_fbc_hw_tracking_covers_screen()
1697 else if (IS_G4X(i915)) in intel_fbc_create()
H A Dg4x_hdmi.c139 if (IS_G4X(i915)) in g4x_hdmi_compute_config()
614 if (!IS_G4X(i915)) in g4x_hdmi_connector_atomic_check()
664 if (IS_G4X(i915) || IS_VALLEYVIEW(i915)) in is_hdmi_port_valid()
769 if (IS_G4X(dev_priv)) in g4x_hdmi_init()
H A Dintel_wm.c201 IS_G4X(dev_priv)) in wm_latency_show()
262 if (DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv)) in pri_wm_latency_open()
H A Dintel_hotplug_irq.c139 if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || in intel_hpd_init_pins()
420 if (IS_G4X(dev_priv) || in i9xx_hpd_irq_ack()
458 if (IS_G4X(dev_priv) || in i9xx_hpd_irq_handler()
473 if ((IS_G4X(dev_priv) || in i9xx_hpd_irq_handler()
1368 if (IS_G4X(dev_priv)) in i915_hpd_irq_setup()
H A Di9xx_plane.c142 else if (DISPLAY_VER(dev_priv) >= 5 || IS_G4X(dev_priv)) in i9xx_plane_has_windowing()
162 if (IS_G4X(dev_priv) || IS_IRONLAKE(dev_priv) || in i9xx_plane_ctl()
891 if (DISPLAY_VER(dev_priv) >= 5 || IS_G4X(dev_priv)) in intel_primary_plane_create()
H A Dintel_crtc.c114 if (DISPLAY_VER(dev_priv) >= 5 || IS_G4X(dev_priv)) in intel_crtc_max_vblank_count()
348 IS_VALLEYVIEW(dev_priv) || IS_G4X(dev_priv)) in intel_crtc_init()
H A Dintel_atomic_plane.c531 if (DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv)) in intel_plane_atomic_calc_changes()
534 if (DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv)) in intel_plane_atomic_calc_changes()
537 if (DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv)) { in intel_plane_atomic_calc_changes()
H A Dg4x_dp.c63 if (IS_G4X(dev_priv)) { in g4x_dp_set_clock()
147 if (IS_G4X(dev_priv) && pipe_config->limited_color_range) in intel_dp_prepare()
383 if (IS_G4X(dev_priv) && tmp & DP_COLOR_RANGE_16_235) in intel_dp_get_config()
H A Dintel_cursor.c348 if (DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv)) in i9xx_cursor_ctl_crtc()
587 if (DISPLAY_VER(dev_priv) >= 5 || IS_G4X(dev_priv)) in i9xx_cursor_get_hw_state()
H A Dintel_vblank.c268 IS_G4X(dev_priv) || DISPLAY_VER(dev_priv) == 2 || in i915_get_crtc_scanoutpos()
H A Dintel_display.c2704 if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || in i9xx_set_pipeconf()
2915 if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || in i9xx_get_pipe_config()
4268 if (DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv) && in intel_crtc_atomic_check()
4398 if ((IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || in compute_baseline_pipe_bpp()
4630 if (IS_G4X(dev_priv) || in intel_crtc_prepare_cleared_state()
5353 if (IS_G4X(dev_priv) || DISPLAY_VER(dev_priv) >= 5) in intel_pipe_config_compare()
7564 if (!found && IS_G4X(dev_priv)) { in intel_setup_outputs()
7570 if (!found && IS_G4X(dev_priv)) in intel_setup_outputs()
7583 if (IS_G4X(dev_priv)) { in intel_setup_outputs()
7588 if (IS_G4X(dev_priv)) in intel_setup_outputs()
[all …]
H A Dintel_dpll.c837 if (IS_G4X(dev_priv)) { in i9xx_compute_dpll()
1563 else if (IS_G4X(dev_priv)) in intel_dpll_init_clock_hook()
H A Dintel_display_device.c926 } else if (DISPLAY_VER(i915) >= 5 || IS_G4X(i915)) { in intel_display_device_info_runtime_init()
H A Dintel_crt.c941 if (ret || !IS_G4X(dev_priv)) in intel_crt_get_modes()
H A Dintel_audio.c867 if (IS_G4X(i915)) in intel_audio_hooks_init()
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_gt_clock_utils.c167 else if (IS_G4X(uncore->i915)) in read_clock_frequency()
H A Dselftest_gt_pm.c46 if (GRAPHICS_VER(i915) == 5 || IS_G4X(i915)) in read_timestamp()
H A Dgen2_engine_cs.c79 if (IS_G4X(rq->i915) || GRAPHICS_VER(rq->i915) == 5) in gen4_emit_flush_rcs()
H A Dselftest_engine_cs.c46 if (GRAPHICS_VER(i915) == 5 || IS_G4X(i915)) in timestamp_reg()
H A Dintel_reset.c688 else if (IS_G4X(i915)) in intel_get_gpu_reset()
/openbmc/linux/drivers/gpu/drm/i915/gem/
H A Di915_gem_stolen.c101 !IS_G33(i915) && !IS_PINEVIEW(i915) && !IS_G4X(i915)) { in adjust_stolen()
455 } else if (GRAPHICS_VER(i915) >= 5 || IS_G4X(i915)) { in init_reserved_stolen()
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_device_info.c401 DISPLAY_VER(dev_priv) < 5 && !IS_G4X(dev_priv)) in intel_device_info_runtime_init()
H A Di915_irq.c1167 if (IS_G4X(i915)) in i965_error_mask()
1200 if (IS_G4X(dev_priv)) in i965_irq_postinstall()
H A Dintel_clock_gating.c876 else if (IS_G4X(i915)) in intel_clock_gating_hooks_init()
H A Di915_drv.h543 #define IS_G4X(i915) (IS_G45(i915) || IS_GM45(i915)) macro

12