Home
last modified time | relevance | path

Searched refs:HWS_HIGH2LOW (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_training_centralization.c140 search_dir_id <= HWS_HIGH2LOW; in ddr3_tip_centralization()
179 [HWS_HIGH2LOW] in ddr3_tip_centralization()
199 (result[HWS_HIGH2LOW], result_type))) { in ddr3_tip_centralization()
552 search_dir_id <= HWS_HIGH2LOW; in ddr3_tip_special_rx()
594 GET_TAP_RESULT(result[HWS_HIGH2LOW] in ddr3_tip_special_rx()
600 (result[HWS_HIGH2LOW], result_type)))) { in ddr3_tip_special_rx()
H A Dddr3_training_ip_engine.c988 (search_dir > HWS_HIGH2LOW) || in ddr3_tip_ip_training_wrapper_int()
1005 end_search = HWS_HIGH2LOW; in ddr3_tip_ip_training_wrapper_int()
1176 for (search_dir_id = HWS_LOW2HIGH; search_dir_id <= HWS_HIGH2LOW; in ddr3_tip_ip_training_wrapper()
1190 e2 = GET_TAP_RESULT(result[HWS_HIGH2LOW][0], EDGE_1); in ddr3_tip_ip_training_wrapper()
1195 result[HWS_HIGH2LOW][0], e2)); in ddr3_tip_ip_training_wrapper()
1198 GET_LOCK_RESULT(result[HWS_HIGH2LOW][0])); in ddr3_tip_ip_training_wrapper()
1261 result[HWS_HIGH2LOW][0], e2)); in ddr3_tip_ip_training_wrapper()
1272 h2l_if_train_res = ddr3_tip_get_buf_ptr(dev_num, HWS_HIGH2LOW, result_type, if_id); in ddr3_tip_ip_training_wrapper()
1315 control_element, HWS_HIGH2LOW, in ddr3_tip_ip_training_wrapper()
1333 bit_id, HWS_HIGH2LOW, direction, result_type, in ddr3_tip_ip_training_wrapper()
H A Dddr3_training_ip_def.h99 HWS_HIGH2LOW, enumerator
H A Dddr3_training_pbs.c42 (pbs_mode == PBS_RX_MODE) ? HWS_HIGH2LOW : HWS_LOW2HIGH; in ddr3_tip_pbs()
475 HWS_HIGH2LOW; in ddr3_tip_pbs()
612 HWS_LOW2HIGH : HWS_HIGH2LOW; in ddr3_tip_pbs()