/openbmc/qemu/target/riscv/ |
H A D | crypto_helper.c | 87 t.d[HOST_BIG_ENDIAN] = rs1; in HELPER() 88 t.d[!HOST_BIG_ENDIAN] = rs2; in HELPER() 90 return t.d[HOST_BIG_ENDIAN]; in HELPER() 97 t.d[HOST_BIG_ENDIAN] = rs1; in HELPER() 98 t.d[!HOST_BIG_ENDIAN] = rs2; in HELPER() 100 return t.d[HOST_BIG_ENDIAN]; in HELPER() 107 t.d[HOST_BIG_ENDIAN] = rs1; in HELPER() 108 t.d[!HOST_BIG_ENDIAN] = rs2; in HELPER() 110 return t.d[HOST_BIG_ENDIAN]; in HELPER() 121 t.d[HOST_BIG_ENDIAN] = rs1; in HELPER() [all …]
|
/openbmc/qemu/include/crypto/ |
H A D | aes-round.h | 34 } else if (HOST_BIG_ENDIAN == be) { in aesenc_MC() 55 } else if (HOST_BIG_ENDIAN == be) { in aesenc_SB_SR_AK() 76 } else if (HOST_BIG_ENDIAN == be) { in aesenc_SB_SR_MC_AK() 94 } else if (HOST_BIG_ENDIAN == be) { in aesdec_IMC() 115 } else if (HOST_BIG_ENDIAN == be) { in aesdec_ISB_ISR_AK() 136 } else if (HOST_BIG_ENDIAN == be) { in aesdec_ISB_ISR_AK_IMC() 157 } else if (HOST_BIG_ENDIAN == be) { in aesdec_ISB_ISR_IMC_AK()
|
/openbmc/qemu/tests/tcg/ppc64/ |
H A D | vector.c | 18 #if HOST_BIG_ENDIAN in main() 25 #if HOST_BIG_ENDIAN in main() 32 #if HOST_BIG_ENDIAN in main() 39 #if HOST_BIG_ENDIAN in main()
|
/openbmc/qemu/tcg/ |
H A D | tcg-internal.h | 60 return temp_tcgv_i32(tcgv_i64_temp(t) + HOST_BIG_ENDIAN); in TCGV_LOW() 64 return temp_tcgv_i32(tcgv_i64_temp(t) + !HOST_BIG_ENDIAN); in TCGV_HIGH() 74 int o = HOST_BIG_ENDIAN ? 64 / TCG_TARGET_REG_BITS : 0; in TCGV128_LOW() 80 int o = HOST_BIG_ENDIAN ? 0 : 64 / TCG_TARGET_REG_BITS; in TCGV128_HIGH()
|
/openbmc/qemu/accel/tcg/ |
H A D | ldst_atomicity.c.inc | 236 if (HOST_BIG_ENDIAN) { 259 if (HOST_BIG_ENDIAN) { 283 int shr = (HOST_BIG_ENDIAN ? 8 - s - o : o) * 8; 309 int shr = (HOST_BIG_ENDIAN ? 16 - s - o : o) * 8; 334 if (HOST_BIG_ENDIAN) { 352 if (HOST_BIG_ENDIAN) { 370 if (HOST_BIG_ENDIAN) { 588 return int128_make128(HOST_BIG_ENDIAN ? b : a, HOST_BIG_ENDIAN ? a : b); 637 store_atomic2(pv, val >> (HOST_BIG_ENDIAN ? 16 : 0)); 638 store_atomic2(pv + 2, val >> (HOST_BIG_ENDIAN ? 0 : 16)); [all …]
|
/openbmc/qemu/include/exec/ |
H A D | tswap.h | 29 #define target_needs_bswap() (HOST_BIG_ENDIAN != TARGET_BIG_ENDIAN) 31 #define target_needs_bswap() (HOST_BIG_ENDIAN != target_words_bigendian())
|
/openbmc/qemu/include/qemu/ |
H A D | cpu-float.h | 15 #if HOST_BIG_ENDIAN 39 #if HOST_BIG_ENDIAN
|
H A D | bswap.h | 38 #if HOST_BIG_ENDIAN 150 #if HOST_BIG_ENDIAN
|
/openbmc/qemu/host/include/generic/host/ |
H A D | load-extract-al16-al8.h.inc | 25 int shr = (HOST_BIG_ENDIAN ? 16 - s - o : o) * 8; 34 if (HOST_BIG_ENDIAN) {
|
/openbmc/qemu/include/hw/i386/ |
H A D | intel_iommu.h | 180 #if HOST_BIG_ENDIAN 207 #if HOST_BIG_ENDIAN 228 #if HOST_BIG_ENDIAN
|
H A D | x86-iommu.h | 89 #if HOST_BIG_ENDIAN 111 #if HOST_BIG_ENDIAN
|
/openbmc/qemu/include/hw/virtio/ |
H A D | virtio-access.h | 152 #if HOST_BIG_ENDIAN in virtio_tswap16() 218 #if HOST_BIG_ENDIAN in virtio_tswap32() 232 #if HOST_BIG_ENDIAN in virtio_tswap64()
|
H A D | virtio-gpu-bswap.h | 32 #if HOST_BIG_ENDIAN in virtio_gpu_bswap_32()
|
/openbmc/qemu/tests/fp/ |
H A D | platform.h | 34 #if !HOST_BIG_ENDIAN
|
/openbmc/qemu/include/libdecnumber/ |
H A D | dconfig.h | 31 #if HOST_BIG_ENDIAN
|
/openbmc/qemu/hw/display/ |
H A D | pl110_template.h | 18 #if HOST_BIG_ENDIAN 23 #if !HOST_BIG_ENDIAN 29 #if HOST_BIG_ENDIAN
|
/openbmc/qemu/host/include/ppc/host/crypto/ |
H A D | aes-round.h | 31 } else if (HOST_BIG_ENDIAN) { in aes_accel_ld() 54 } else if (HOST_BIG_ENDIAN) { in aes_accel_st()
|
/openbmc/qemu/net/ |
H A D | util.h | 33 #if HOST_BIG_ENDIAN
|
/openbmc/qemu/linux-user/arm/nwfpe/ |
H A D | double_cpdo.c | 153 #if HOST_BIG_ENDIAN in DoubleCPDO() 165 #if HOST_BIG_ENDIAN in DoubleCPDO()
|
H A D | fpa11_cpdt.c | 47 #if HOST_BIG_ENDIAN in loadDouble() 150 #if HOST_BIG_ENDIAN in storeDouble()
|
/openbmc/qemu/tcg/mips/ |
H A D | tcg-target.c.inc | 31 # define LO_OFF (HOST_BIG_ENDIAN * 4) 1260 cmp_off + HOST_BIG_ENDIAN * 4); 1381 } else if (HOST_BIG_ENDIAN ? hi != base : lo == base) { 1397 const MIPSInsn lw1 = HOST_BIG_ENDIAN ? OPC_LWL : OPC_LWR; 1398 const MIPSInsn lw2 = HOST_BIG_ENDIAN ? OPC_LWR : OPC_LWL; 1399 const MIPSInsn ld1 = HOST_BIG_ENDIAN ? OPC_LDL : OPC_LDR; 1400 const MIPSInsn ld2 = HOST_BIG_ENDIAN ? OPC_LDR : OPC_LDL; 1405 if (HOST_BIG_ENDIAN) { 1439 tcg_out_opc_imm(s, lw1, HOST_BIG_ENDIAN ? hi : lo, base, 0 + 0); 1440 tcg_out_opc_imm(s, lw2, HOST_BIG_ENDIAN ? hi : lo, base, 0 + 3); [all …]
|
/openbmc/qemu/include/fpu/ |
H A D | softfloat-types.h | 106 #if HOST_BIG_ENDIAN
|
/openbmc/qemu/hw/net/can/ |
H A D | ctucan_core.h | 34 #if !HOST_BIG_ENDIAN
|
/openbmc/qemu/target/arm/tcg/ |
H A D | crypto_helper.c | 27 #if HOST_BIG_ENDIAN 65 if (HOST_BIG_ENDIAN) { in HELPER() 90 if (HOST_BIG_ENDIAN) { in HELPER() 114 if (HOST_BIG_ENDIAN) { in HELPER() 137 if (HOST_BIG_ENDIAN) { in HELPER()
|
/openbmc/qemu/host/include/aarch64/host/ |
H A D | store-insert-al16.h.inc | 30 qemu_build_assert(!HOST_BIG_ENDIAN);
|