Home
last modified time | relevance | path

Searched refs:HDMI_ACR_48_0 (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.h81 SRI(HDMI_ACR_48_0, DIG, id),\
186 SE_SF(HDMI_ACR_48_0, HDMI_ACR_CTS_48, mask_sh),\
682 uint32_t HDMI_ACR_48_0; member
H A Ddce_stream_encoder.c1311 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz); in dce110_se_setup_hdmi_audio()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.h72 SRI(HDMI_ACR_48_0, DIG, id),\
166 uint32_t HDMI_ACR_48_0; member
H A Ddcn10_stream_encoder.c1298 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz); in enc1_se_setup_hdmi_audio()
/openbmc/linux/drivers/gpu/drm/radeon/
H A Devergreen_hdmi.c94 WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr->cts_48khz)); in evergreen_hdmi_update_acr()
H A Drv770d.h795 #define HDMI_ACR_48_0 0x74bc macro
H A Devergreend.h649 #define HDMI_ACR_48_0 0x70ec macro
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dio_stream_encoder.h74 SRI(HDMI_ACR_48_0, DIG, id),\
H A Ddcn30_dio_stream_encoder.c806 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz); in enc3_se_setup_hdmi_audio()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.h75 SRI(HDMI_ACR_48_0, DIG, id),\
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h280 SRI_ARR(HDMI_ACR_48_0, DIG, id), SRI_ARR(HDMI_ACR_48_1, DIG, id), \
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v6_0.c1440 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz); in dce_v6_0_audio_set_acr()
H A Ddce_v10_0.c1503 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz); in dce_v10_0_afmt_update_ACR()
H A Ddce_v11_0.c1552 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz); in dce_v11_0_afmt_update_ACR()