Searched refs:GPIO_IRNRNSET (Results 1 – 2 of 2) sorted by relevance
31 #define GPIO_IRNRNSET 0x30 /* IRN Interrupt Enable Set Register */ macro
48 writel(BIT(offset), gctrl->membase + GPIO_IRNRNSET); in eqbr_gpio_enable_irq()