Home
last modified time | relevance | path

Searched refs:GCC_USB3_PHY_PRIM_SP0_BCR (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dqcom,gcc-qcm2290.h175 #define GCC_USB3_PHY_PRIM_SP0_BCR 15 macro
H A Dqcom,gcc-sm6115.h187 #define GCC_USB3_PHY_PRIM_SP0_BCR 10 macro
H A Dqcom,sm6375-gcc.h221 #define GCC_USB3_PHY_PRIM_SP0_BCR 20 macro
H A Dqcom,gcc-sm6125.h236 #define GCC_USB3_PHY_PRIM_SP0_BCR 5 macro
H A Dqcom,gcc-sc8180x.h278 #define GCC_USB3_PHY_PRIM_SP0_BCR 25 macro
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dqcm2290.dtsi663 resets = <&gcc GCC_USB3_PHY_PRIM_SP0_BCR>,
H A Dsm6115.dtsi855 resets = <&gcc GCC_USB3_PHY_PRIM_SP0_BCR>,
H A Dsc8180x.dtsi2427 <&gcc GCC_USB3_PHY_PRIM_SP0_BCR>;
/openbmc/linux/drivers/clk/qcom/
H A Dgcc-qcm2290.c2926 [GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x1b000 },
H A Dgcc-sm6115.c3446 [GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x1b000 },
H A Dgcc-sm6375.c3800 [GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x1b000 },
H A Dgcc-sm6125.c4090 [GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x1b000 },
H A Dgcc-sc8180x.c4468 [GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x50000 },