Home
last modified time | relevance | path

Searched refs:EXTRACT (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/arch/alpha/kernel/
H A Derr_marvel.c115 packet_desc[EXTRACT(err_cyc, IO7__ERR_CYC__PACKET)], in marvel_print_err_cyc()
118 EXTRACT(err_cyc, IO7__ERR_CYC__CYCLE), in marvel_print_err_cyc()
135 err_print_prefix, EXTRACT(crrct_sym, IO7__PO7_CRRCT_SYM__SYN)); in marvel_print_po7_crrct_sym()
136 marvel_print_err_cyc(EXTRACT(crrct_sym, IO7__PO7_CRRCT_SYM__ERR_CYC)); in marvel_print_po7_crrct_sym()
189 if (EXTRACT(valid_mask, IO7__PO7_UNCRR_SYM__SYN)) in marvel_print_po7_uncrr_sym()
192 EXTRACT(uncrr_sym, IO7__PO7_UNCRR_SYM__SYN)); in marvel_print_po7_uncrr_sym()
194 if (EXTRACT(valid_mask, IO7__PO7_UNCRR_SYM__ERR_CYC)) in marvel_print_po7_uncrr_sym()
195 marvel_print_err_cyc(EXTRACT(uncrr_sym, in marvel_print_po7_uncrr_sym()
198 scratch = EXTRACT(uncrr_sym, IO7__PO7_UNCRR_SYM__CLK); in marvel_print_po7_uncrr_sym()
232 if ((scratch = EXTRACT(uncrr_sym, IO7__PO7_UNCRR_SYM__VICTIM_SP))) { in marvel_print_po7_uncrr_sym()
[all …]
H A Derr_titan.c46 nxs = EXTRACT(c_misc, TITAN__CCHIP_MISC__NXS); in titan_parse_c_misc()
123 serror_src[EXTRACT(serror, TITAN__PCHIP_SERROR__SRC)], in titan_parse_p_serror()
124 serror_cmd[EXTRACT(serror, TITAN__PCHIP_SERROR__CMD)], in titan_parse_p_serror()
125 (unsigned)EXTRACT(serror, TITAN__PCHIP_SERROR__SYN), in titan_parse_p_serror()
126 EXTRACT(serror, TITAN__PCHIP_SERROR__ADDR)); in titan_parse_p_serror()
192 cmd = EXTRACT(perror, TITAN__PCHIP_PERROR__CMD); in titan_parse_p_perror()
193 addr = EXTRACT(perror, TITAN__PCHIP_PERROR__ADDR) << 2; in titan_parse_p_perror()
321 cmd = EXTRACT(agperror, TITAN__PCHIP_AGPERROR__CMD); in titan_parse_p_agperror()
322 addr = EXTRACT(agperror, TITAN__PCHIP_AGPERROR__ADDR) << 3; in titan_parse_p_agperror()
323 len = EXTRACT(agperror, TITAN__PCHIP_AGPERROR__LEN); in titan_parse_p_agperror()
H A Derr_ev6.c136 source = EXTRACT(c_stat, EV6__C_STAT__SOURCE); in ev6_parse_cbox()
137 stream = EXTRACT(c_stat, EV6__C_STAT__ISTREAM); in ev6_parse_cbox()
138 bits = EXTRACT(c_stat, EV6__C_STAT__DOUBLE); in ev6_parse_cbox()
H A Derr_impl.h41 #define EXTRACT(u, f) (((u) >> f##__S) & f##__M) macro
/openbmc/linux/drivers/clk/
H A Dclk-nspire.c40 #define EXTRACT(var, prop) (((var)>>prop##_SHIFT) & prop##_MASK) macro
43 if (EXTRACT(val, FIXED_BASE)) in nspire_clkinfo_cx()
46 clk->base_clock = 6 * EXTRACT(val, CX_BASE) * MHZ; in nspire_clkinfo_cx()
48 clk->base_cpu_ratio = EXTRACT(val, BASE_CPU) * EXTRACT(val, CX_UNKNOWN); in nspire_clkinfo_cx()
49 clk->base_ahb_ratio = clk->base_cpu_ratio * (EXTRACT(val, CPU_AHB) + 1); in nspire_clkinfo_cx()
54 if (EXTRACT(val, FIXED_BASE)) in nspire_clkinfo_classic()
57 clk->base_clock = (300 - 6 * EXTRACT(val, CLASSIC_BASE)) * MHZ; in nspire_clkinfo_classic()
59 clk->base_cpu_ratio = EXTRACT(val, BASE_CPU) * 2; in nspire_clkinfo_classic()
60 clk->base_ahb_ratio = clk->base_cpu_ratio * (EXTRACT(val, CPU_AHB) + 1); in nspire_clkinfo_classic()
/openbmc/qemu/hw/misc/
H A Dimx6_src.c192 if (EXTRACT(change_mask, CORE3_ENABLE)) { in imx6_src_write()
193 if (EXTRACT(current_value, CORE3_ENABLE)) { in imx6_src_write()
205 if (EXTRACT(change_mask, CORE2_ENABLE)) { in imx6_src_write()
206 if (EXTRACT(current_value, CORE2_ENABLE)) { in imx6_src_write()
218 if (EXTRACT(change_mask, CORE1_ENABLE)) { in imx6_src_write()
219 if (EXTRACT(current_value, CORE1_ENABLE)) { in imx6_src_write()
231 if (EXTRACT(change_mask, CORE0_RST)) { in imx6_src_write()
235 if (EXTRACT(change_mask, CORE1_RST)) { in imx6_src_write()
239 if (EXTRACT(change_mask, CORE2_RST)) { in imx6_src_write()
243 if (EXTRACT(change_mask, CORE3_RST)) { in imx6_src_write()
[all …]
H A Dimx25_ccm.c115 if (EXTRACT(s->reg[IMX25_CCM_CCTL_REG], MPLL_BYPASS)) { in imx25_ccm_get_mpll_clk()
133 if (EXTRACT(s->reg[IMX25_CCM_CCTL_REG], ARM_SRC)) { in imx25_ccm_get_mcu_clk()
137 freq = freq / (1 + EXTRACT(s->reg[IMX25_CCM_CCTL_REG], ARM_CLK_DIV)); in imx25_ccm_get_mcu_clk()
150 / (1 + EXTRACT(s->reg[IMX25_CCM_CCTL_REG], AHB_CLK_DIV)); in imx25_ccm_get_ahb_clk()
H A Dimx6_ccm.c249 if (EXTRACT(dev->analog[CCM_ANALOG_PLL_SYS], DIV_SELECT)) { in imx6_analog_get_pll2_clk()
265 / EXTRACT(dev->analog[CCM_ANALOG_PFD_528], PFD0_FRAC); in imx6_analog_get_pll2_pfd0_clk()
277 / EXTRACT(dev->analog[CCM_ANALOG_PFD_528], PFD2_FRAC); in imx6_analog_get_pll2_pfd2_clk()
288 switch (EXTRACT(dev->ccm[CCM_CBCMR], PRE_PERIPH_CLK_SEL)) { in imx6_analog_get_periph_clk()
316 / (1 + EXTRACT(dev->ccm[CCM_CBCDR], AHB_PODF)); in imx6_ccm_get_ahb_clk()
328 / (1 + EXTRACT(dev->ccm[CCM_CBCDR], IPG_PODF)); in imx6_ccm_get_ipg_clk()
340 / (1 + EXTRACT(dev->ccm[CCM_CSCMR1], PERCLK_PODF)); in imx6_ccm_get_per_clk()
H A Dimx31_ccm.c164 / (1 + EXTRACT(s->reg[IMX31_CCM_PDR0_REG], MAX)); in imx31_ccm_get_hclk_clk()
177 / (1 + EXTRACT(s->reg[IMX31_CCM_PDR0_REG], IPG)); in imx31_ccm_get_ipg_clk()
/openbmc/linux/drivers/gpu/drm/etnaviv/
H A Detnaviv_cmd_parser.c13 #define EXTRACT(val, field) (((val) & field##__MASK) >> field##__SHIFT) macro
168 n = EXTRACT(cmd, VIV_FE_LOAD_STATE_HEADER_COUNT); in etnaviv_cmd_validate_one()
173 off = EXTRACT(cmd, VIV_FE_LOAD_STATE_HEADER_OFFSET); in etnaviv_cmd_validate_one()
180 n = EXTRACT(cmd, VIV_FE_DRAW_2D_HEADER_COUNT); in etnaviv_cmd_validate_one()
/openbmc/qemu/hw/ssi/
H A Dimx_spi.c126 return EXTRACT(s->regs[ECSPI_CONREG], ECSPI_CONREG_CHANNEL_SELECT); in imx_spi_selected_channel()
133 burst = EXTRACT(s->regs[ECSPI_CONREG], ECSPI_CONREG_BURST_LENGTH) + 1; in imx_spi_burst_length()
148 uint8_t mode = EXTRACT(s->regs[ECSPI_CONREG], ECSPI_CONREG_CHANNEL_MODE); in imx_spi_channel_is_master()
155 uint8_t wave = EXTRACT(s->regs[ECSPI_CONFIGREG], ECSPI_CONFIGREG_SS_CTL); in imx_spi_is_multiple_master_burst()
388 burst = EXTRACT(s->regs[ECSPI_CONREG], ECSPI_CONREG_BURST_LENGTH) + 1; in imx_spi_write()
/openbmc/linux/drivers/iio/adc/
H A Dad7923.c47 #define EXTRACT(val, dec, bits) (((val) >> (dec)) & ((1 << (bits)) - 1)) macro
272 if (chan->address == EXTRACT(ret, 12, 4)) in ad7923_read_raw()
273 *val = EXTRACT(ret, chan->scan_type.shift, in ad7923_read_raw()
/openbmc/qemu/include/hw/misc/
H A Dimx6_src.h58 #define EXTRACT(value, name) extract32(value, name##_SHIFT, name##_LENGTH) macro
H A Dimx25_ccm.h61 #define EXTRACT(value, name) (((value) >> CCTL_##name##_SHIFT) \ macro
H A Dimx31_ccm.h70 #define EXTRACT(value, name) (((value) >> PDR0_##name##_PODF_SHIFT) \ macro
H A Dimx6_ccm.h179 #define EXTRACT(value, name) extract32(value, name##_SHIFT, name##_LENGTH) macro
/openbmc/qemu/include/hw/ssi/
H A Dimx_spi.h78 #define EXTRACT(value, name) extract32(value, name##_SHIFT, name##_LENGTH) macro
/openbmc/openbmc/poky/meta/recipes-extended/tar/tar/
H A D0003-Exclude-VCS-directory-with-writing-from-an-archive.patch43 +# Test --exclude-vcs option with subcommands: EXTRACT, LIST, DIFF.
/openbmc/qemu/target/hexagon/idef-parser/
H A Didef-parser.y65 %token <extract> EXTRACT
746 | EXTRACT '(' rvalue ',' rvalue ')'
/openbmc/qemu/target/s390x/tcg/
H A Dinsn-data.h.inc385 /* EXTRACT ACCESS */
387 /* EXTRACT CPU ATTRIBUTE */
389 /* EXTRACT CPU TIME */
391 /* EXTRACT FPC */
393 /* EXTRACT PSW */
/openbmc/qemu/target/hexagon/imported/mmvec/
H A Dext.idef2031 * INSERT AND EXTRACT