Home
last modified time | relevance | path

Searched refs:EMC_TIMING_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/memory/tegra/
H A Dtegra20-emc.c40 #define EMC_TIMING_CONTROL 0x028 macro
309 emc->regs + EMC_TIMING_CONTROL); in emc_complete_timing_change()
H A Dtegra124-emc.c51 #define EMC_TIMING_CONTROL 0x28 macro
530 writel(1, emc->regs + EMC_TIMING_CONTROL); in emc_seq_update_timing()
H A Dtegra30-emc.c46 #define EMC_TIMING_CONTROL 0x028 macro
403 writel_relaxed(EMC_TIMING_UPDATE, emc->regs + EMC_TIMING_CONTROL); in emc_seq_update_timing()
H A Dtegra210-emc.h35 #define EMC_TIMING_CONTROL 0x28 macro
H A Dtegra210-emc-core.c907 emc_writel(emc, 0x1, EMC_TIMING_CONTROL); in tegra210_emc_timing_update()
1154 emc_writel(emc, 1, EMC_TIMING_CONTROL); in tegra210_emc_dll_prelock()
/openbmc/linux/arch/arm/mach-tegra/
H A Dsleep-tegra30.S20 #define EMC_TIMING_CONTROL 0x28 macro
92 str \rd, [\base, #EMC_TIMING_CONTROL]