Home
last modified time | relevance | path

Searched refs:DSCC_PPS_CONFIG5 (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dsc.h46 SRI(DSCC_PPS_CONFIG5, DSCC, id),\
460 uint32_t DSCC_PPS_CONFIG5; member
H A Ddcn20_dsc.c657 REG_SET_2(DSCC_PPS_CONFIG5, 0, in dsc_write_to_registers()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h759 SRI_ARR(DSCC_PPS_CONFIG5, DSCC, id), \