Home
last modified time | relevance | path

Searched refs:DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_enum.h2951 DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US= 0x0, enumerator
H A Ddce_11_2_enum.h3388 DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US= 0x0, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Dvega10_enum.h9056 DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US = 0x00000000, enumerator
H A Dnavi10_enum.h7563 DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US = 0x00000000, enumerator
H A Dsoc21_enum.h7811 DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US = 0x00000000, enumerator