Home
last modified time | relevance | path

Searched refs:DPU_CLK_CTRL_VIG1 (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_3_0_msm8998.h30 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
84 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_4_0_sdm845.h30 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
82 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_6_0_sm8250.h27 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
90 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_7_0_sm8350.h27 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
90 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_5_0_sm8150.h30 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
91 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_8_1_sm8450.h28 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
91 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_5_1_sc8180x.h30 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
90 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_9_0_sm8550.h28 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x6330, .bit_off = 0 },
92 .clk_ctrl = DPU_CLK_CTRL_VIG1,
H A Ddpu_8_0_sc8280xp.h28 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },
90 .clk_ctrl = DPU_CLK_CTRL_VIG1,
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_catalog.h448 DPU_CLK_CTRL_VIG1, enumerator