Home
last modified time | relevance | path

Searched refs:DMUB_SR (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dmub/src/
H A Ddmub_dcn32.h36 DMUB_SR(DMCUB_CNTL) \
37 DMUB_SR(DMCUB_CNTL2) \
38 DMUB_SR(DMCUB_SEC_CNTL) \
39 DMUB_SR(DMCUB_INBOX0_SIZE) \
40 DMUB_SR(DMCUB_INBOX0_RPTR) \
41 DMUB_SR(DMCUB_INBOX0_WPTR) \
42 DMUB_SR(DMCUB_INBOX1_BASE_ADDRESS) \
43 DMUB_SR(DMCUB_INBOX1_SIZE) \
44 DMUB_SR(DMCUB_INBOX1_RPTR) \
45 DMUB_SR(DMCUB_INBOX1_WPTR) \
[all …]
H A Ddmub_dcn20.h36 DMUB_SR(DMCUB_CNTL) \
37 DMUB_SR(DMCUB_MEM_CNTL) \
38 DMUB_SR(DMCUB_SEC_CNTL) \
39 DMUB_SR(DMCUB_INBOX0_SIZE) \
40 DMUB_SR(DMCUB_INBOX0_RPTR) \
41 DMUB_SR(DMCUB_INBOX0_WPTR) \
42 DMUB_SR(DMCUB_INBOX1_BASE_ADDRESS) \
43 DMUB_SR(DMCUB_INBOX1_SIZE) \
44 DMUB_SR(DMCUB_INBOX1_RPTR) \
45 DMUB_SR(DMCUB_INBOX1_WPTR) \
[all …]
H A Ddmub_dcn31.h36 DMUB_SR(DMCUB_CNTL) \
37 DMUB_SR(DMCUB_CNTL2) \
38 DMUB_SR(DMCUB_SEC_CNTL) \
39 DMUB_SR(DMCUB_INBOX0_SIZE) \
40 DMUB_SR(DMCUB_INBOX0_RPTR) \
41 DMUB_SR(DMCUB_INBOX0_WPTR) \
42 DMUB_SR(DMCUB_INBOX1_BASE_ADDRESS) \
43 DMUB_SR(DMCUB_INBOX1_SIZE) \
44 DMUB_SR(DMCUB_INBOX1_RPTR) \
45 DMUB_SR(DMCUB_INBOX1_WPTR) \
[all …]
H A Ddmub_dcn301.c41 #define DMUB_SR(reg) REG_OFFSET(reg), macro
46 #undef DMUB_SR
H A Ddmub_dcn21.c41 #define DMUB_SR(reg) REG_OFFSET(reg), macro
46 #undef DMUB_SR
H A Ddmub_dcn303.c23 #define DMUB_SR(reg) REG_OFFSET(reg), macro
28 #undef DMUB_SR
H A Ddmub_dcn302.c41 #define DMUB_SR(reg) REG_OFFSET(reg), macro
46 #undef DMUB_SR
H A Ddmub_dcn315.c48 #define DMUB_SR(reg) REG_OFFSET_EXP(reg), macro
53 #undef DMUB_SR
H A Ddmub_dcn316.c48 #define DMUB_SR(reg) REG_OFFSET_EXP(reg), macro
53 #undef DMUB_SR
H A Ddmub_dcn314.c48 #define DMUB_SR(reg) REG_OFFSET_EXP(reg), macro
53 #undef DMUB_SR
H A Ddmub_dcn30.c42 #define DMUB_SR(reg) REG_OFFSET(reg), macro
47 #undef DMUB_SR
H A Ddmub_dcn20.c42 #define DMUB_SR(reg) REG_OFFSET(reg), macro
47 #undef DMUB_SR
H A Ddmub_dcn31.c40 #define DMUB_SR(reg) REG_OFFSET_EXP(reg), macro
45 #undef DMUB_SR
H A Ddmub_dcn32.c41 #define DMUB_SR(reg) REG_OFFSET_EXP(reg), macro
46 #undef DMUB_SR