Home
last modified time | relevance | path

Searched refs:DFI_INIT_START (Results 1 – 9 of 9) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dexynos5_setup.h85 #define DFI_INIT_START (1 << 28) macro
379 #define DFI_INIT_START (1 << 28) macro
H A Ddmc_init_ddr3.c564 clrbits_le32(&drex0->concontrol, DFI_INIT_START); in ddr3_mem_ctrl_init()
565 clrbits_le32(&drex1->concontrol, DFI_INIT_START); in ddr3_mem_ctrl_init()
/openbmc/u-boot/arch/arm/mach-rockchip/rk3036/
H A Dsdram_rk3036.c134 DFI_INIT_START = 1 << 0, enumerator
584 writel(DFI_INIT_START | DFI_DATA_BYTE_DISABLE_EN, &pctl->dfistcfg0); in pctl_cfg()
/openbmc/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dddr_rk3288.h220 #define DFI_INIT_START (1 << 0) macro
H A Dsdram_rk322x.h279 #define DFI_INIT_START BIT(0) macro
/openbmc/u-boot/drivers/ram/rockchip/
H A Ddmc-rk3368.c50 DFI_INIT_START = BIT(0), enumerator
417 setbits_le32(&pctl->dfistcfg0, DFI_INIT_START); in dfi_cfg()
H A Dsdram_rk322x.c413 writel(DFI_INIT_START | DFI_DATA_BYTE_DISABLE_EN, &pctl->dfistcfg0); in pctl_cfg()
H A Dsdram_rk3188.c174 writel(DFI_INIT_START, &pctl->dfistcfg0); in dfi_cfg()
H A Dsdram_rk3288.c173 writel(DFI_INIT_START, &pctl->dfistcfg0); in dfi_cfg()