Home
last modified time | relevance | path

Searched refs:DDR_CTL_CONFIG_VAL (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/mips/mach-ath79/qca953x/
H A Dddr.c106 #define DDR_CTL_CONFIG_VAL (DDR_CTL_SRAM_TSEL | \ macro
228 writel(DDR_CTL_CONFIG_VAL, regs + QCA953X_DDR_REG_CTL_CONF); in ddr_init()
305 writel(DDR_CTL_CONFIG_VAL | DDR_CTL_PAD_DDR2_SEL, in ddr_init()