Home
last modified time | relevance | path

Searched refs:DDRPHY_SHU1_B0_DQ7 (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/drivers/ram/mediatek/
H A Dddr3-mt7629.c84 #define DDRPHY_SHU1_B0_DQ7 0x0c1c macro
296 writel(0x21, priv->ddrphy + DDRPHY_SHU1_B0_DQ7); in mtk_ddr3_init()
632 writel(0x21, priv->ddrphy + DDRPHY_SHU1_B0_DQ7); in mtk_ddr3_init()