Home
last modified time | relevance | path

Searched refs:CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2877 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h3162 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h4298 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h3776 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT 0x0 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1265 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_9_1_sh_mask.h1164 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_9_2_1_sh_mask.h1131 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_9_4_3_sh_mask.h1181 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_9_4_2_sh_mask.h1764 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_11_0_0_sh_mask.h6606 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_10_1_0_sh_mask.h6747 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_11_0_3_sh_mask.h7381 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro
H A Dgc_10_3_0_sh_mask.h7013 #define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT macro