Home
last modified time | relevance | path

Searched refs:CP_RB1_CNTL (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/radeon/
H A Dnid.h500 #define CP_RB1_CNTL 0xC184 macro
H A Dsid.h1267 #define CP_RB1_CNTL 0xC184 macro
H A Dsi.c3704 WREG32(CP_RB1_CNTL, tmp); in si_cp_resume()
3707 WREG32(CP_RB1_CNTL, tmp | RB_RPTR_WR_ENA); in si_cp_resume()
3716 WREG32(CP_RB1_CNTL, tmp); in si_cp_resume()
H A Dni.c1620 CP_RB1_CNTL, in cayman_cp_resume()
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h1295 #define CP_RB1_CNTL 0x3061 macro
H A Dgfx_v11_0.c3298 tmp = REG_SET_FIELD(0, CP_RB1_CNTL, RB_BUFSZ, rb_bufsz); in gfx_v11_0_cp_gfx_resume()
3299 tmp = REG_SET_FIELD(tmp, CP_RB1_CNTL, RB_BLKSZ, rb_bufsz - 2); in gfx_v11_0_cp_gfx_resume()
H A Dgfx_v10_0.c6145 tmp = REG_SET_FIELD(0, CP_RB1_CNTL, RB_BUFSZ, rb_bufsz); in gfx_v10_0_cp_gfx_resume()
6146 tmp = REG_SET_FIELD(tmp, CP_RB1_CNTL, RB_BLKSZ, rb_bufsz - 2); in gfx_v10_0_cp_gfx_resume()