Home
last modified time | relevance | path

Searched refs:CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2659 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h2452 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h3518 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h2996 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT 0x0 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h19200 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_9_1_sh_mask.h20511 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_9_2_1_sh_mask.h20438 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_9_4_3_sh_mask.h22566 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_9_4_2_sh_mask.h12665 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_11_0_0_sh_mask.h26540 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_10_1_0_sh_mask.h27089 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_11_0_3_sh_mask.h29040 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro
H A Dgc_10_3_0_sh_mask.h25338 #define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT macro