Home
last modified time | relevance | path

Searched refs:CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2506 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x00080000L macro
H A Dgfx_7_2_sh_mask.h1295 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x80000 macro
H A Dgfx_8_1_sh_mask.h2175 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x80000 macro
H A Dgfx_8_0_sh_mask.h1651 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x80000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11134 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro
H A Dgc_9_1_sh_mask.h12615 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro
H A Dgc_9_2_1_sh_mask.h12419 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro
H A Dgc_9_4_3_sh_mask.h14144 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro
H A Dgc_9_4_2_sh_mask.h2435 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro
H A Dgc_10_1_0_sh_mask.h18091 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro
H A Dgc_10_3_0_sh_mask.h16355 #define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK … macro