Home
last modified time | relevance | path

Searched refs:CP0_REG06__SRSCONF4 (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/target/mips/
H A Dcpu.h330 #define CP0_REG06__SRSCONF4 5 macro
/openbmc/qemu/target/mips/tcg/
H A Dtranslate.c5370 case CP0_REG06__SRSCONF4: in gen_mfc0()
6100 case CP0_REG06__SRSCONF4: in gen_mtc0()
6852 case CP0_REG06__SRSCONF4: in gen_dmfc0()
7566 case CP0_REG06__SRSCONF4: in gen_dmtc0()