| /openbmc/u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7629.c | 121 FACTOR1(CLK_TOP_UNIVPLL2_D4, CLK_TOP_UNIVPLL, 1, 12),
185 CLK_TOP_UNIVPLL2_D4
206 CLK_TOP_UNIVPLL2_D4,
220 CLK_TOP_UNIVPLL2_D4
234 CLK_TOP_UNIVPLL2_D4,
245 CLK_TOP_UNIVPLL2_D4,
261 CLK_TOP_UNIVPLL2_D4,
272 CLK_TOP_UNIVPLL2_D4,
299 CLK_TOP_UNIVPLL2_D4,
307 CLK_TOP_UNIVPLL2_D4
[all …]
|
| H A D | clk-mt7623.c | 131 FACTOR1(CLK_TOP_UNIVPLL2_D4, CLK_TOP_UNIVPLL_D3, 1, 4),
220 CLK_TOP_UNIVPLL2_D4,
267 CLK_TOP_UNIVPLL2_D4,
283 CLK_TOP_UNIVPLL2_D4,
292 CLK_TOP_UNIVPLL2_D4
385 CLK_TOP_UNIVPLL2_D4
426 CLK_TOP_UNIVPLL2_D4,
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 49 #define CLK_TOP_UNIVPLL2_D4 38 macro
|
| H A D | mt7629-clk.h | 55 #define CLK_TOP_UNIVPLL2_D4 45 macro
|
| H A D | mt7622-clk.h | 49 #define CLK_TOP_UNIVPLL2_D4 37 macro
|
| H A D | mt6797-clk.h | 73 #define CLK_TOP_UNIVPLL2_D4 63 macro
|
| H A D | mediatek,mt6795-clk.h | 76 #define CLK_TOP_UNIVPLL2_D4 65 macro
|
| H A D | mt8173-clk.h | 78 #define CLK_TOP_UNIVPLL2_D4 68 macro
|
| H A D | mt6765-clk.h | 62 #define CLK_TOP_UNIVPLL2_D4 27 macro
|
| H A D | mediatek,mt8365-clk.h | 37 #define CLK_TOP_UNIVPLL2_D4 27 macro
|
| H A D | mt2712-clk.h | 62 #define CLK_TOP_UNIVPLL2_D4 31 macro
|
| H A D | mt2701-clk.h | 40 #define CLK_TOP_UNIVPLL2_D4 30 macro
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 58 #define CLK_TOP_UNIVPLL2_D4 45 macro
|
| H A D | mt7623-clk.h | 57 #define CLK_TOP_UNIVPLL2_D4 44 macro
|
| /openbmc/linux/arch/arm/boot/dts/mediatek/ |
| H A D | mt7629.dtsi | 253 <&topckgen CLK_TOP_UNIVPLL2_D4>;
323 <&topckgen CLK_TOP_UNIVPLL2_D4>,
390 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL2_D4>,
|
| /openbmc/linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt2712e.dtsi | 556 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
635 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
648 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
661 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
674 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
|
| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 432 FACTOR_FLAGS(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univ_416m", 1, 4, 0),
|
| H A D | clk-mt8173-topckgen.c | 511 FACTOR_FLAGS(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univ_416m", 1, 4, 0),
|
| H A D | clk-mt8135.c | 70 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_416m", 1, 4),
|
| H A D | clk-mt7622.c | 291 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 12),
|
| H A D | clk-mt7629.c | 398 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 12),
|
| H A D | clk-mt6797.c | 53 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 4),
|
| H A D | clk-mt2712.c | 70 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_d3", 1, 4),
|
| H A D | clk-mt8365.c | 56 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 12),
|
| H A D | clk-mt6765.c | 112 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_d3", 1, 4),
|