Home
last modified time | relevance | path

Searched refs:CLK_SCLK_SPI1 (Results 1 – 19 of 19) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5250.h52 #define CLK_SCLK_SPI1 155 macro
H A Dexynos7-clk.h42 #define CLK_SCLK_SPI1 8 macro
H A Dexynos5420.h37 #define CLK_SCLK_SPI1 136 macro
H A Dexynos4.h73 #define CLK_SCLK_SPI1 160 macro
H A Dexynos3250.h252 #define CLK_SCLK_SPI1 244 macro
H A Dexynos5433.h427 #define CLK_SCLK_SPI1 32 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dexynos7420-clk.h45 #define CLK_SCLK_SPI1 8 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5250.c513 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi_pre1",
H A Dclk-exynos3250.c563 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi1_pre",
H A Dclk-exynos7.c350 GATE(CLK_SCLK_SPI1, "sclk_spi1", "dout_sclk_spi1",
H A Dclk-exynos4.c795 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi_pre1", SRC_MASK_PERIL1, 20,
H A Dclk-exynos5420.c992 GATE(CLK_SCLK_SPI1, "sclk_spi1", "dout_spi1_pre",
H A Dclk-exynos5433.c1736 GATE(CLK_SCLK_SPI1, "sclk_spi1", "sclk_spi1_peric", ENABLE_SCLK_PERIC,
/openbmc/linux/arch/arm64/boot/dts/exynos/
H A Dexynos7.dtsi226 <&clock_top0 CLK_SCLK_SPI1>,
H A Dexynos5433.dtsi1481 <&cmu_peric CLK_SCLK_SPI1>,
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos3250.dtsi840 clocks = <&cmu CLK_SPI1>, <&cmu CLK_SCLK_SPI1>;
H A Dexynos4.dtsi635 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
H A Dexynos5250.dtsi525 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
H A Dexynos5420.dtsi675 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;