Home
last modified time | relevance | path

Searched refs:CLK_PDMA0 (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos5410.h57 #define CLK_PDMA0 362 macro
H A Dexynos5250.h79 #define CLK_PDMA0 275 macro
H A Ds5pv210.h115 #define CLK_PDMA0 97 macro
H A Dexynos5420.h122 #define CLK_PDMA0 362 macro
H A Dexynos4.h130 #define CLK_PDMA0 292 macro
H A Dexynos3250.h207 #define CLK_PDMA0 201 macro
H A Dexynos5433.h562 #define CLK_PDMA0 65 macro
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5410.c186 GATE(CLK_PDMA0, "pdma0", "aclk200", GATE_BUS_FSYS0, 1, 0, 0),
H A Dclk-s5pv210.c551 GATE(CLK_PDMA0, "pdma0", "dout_hclkp", CLK_GATE_IP0, 3, 0, 0),
H A Dclk-exynos5250.c559 GATE(CLK_PDMA0, "pdma0", "div_aclk200", GATE_IP_FSYS, 1, 0, 0),
H A Dclk-exynos3250.c652 GATE(CLK_PDMA0, "pdma0", "div_aclk_200", GATE_IP_FSYS, 0, 0, 0),
H A Dclk-exynos4.c839 GATE(CLK_PDMA0, "pdma0", "aclk133", GATE_IP_FSYS, 0,
H A Dclk-exynos5420.c1038 GATE(CLK_PDMA0, "pdma0", "aclk200_fsys", GATE_BUS_FSYS0, 1, 0, 0),
H A Dclk-exynos5433.c2352 GATE(CLK_PDMA0, "pdma0", "aclk_pdma0", ENABLE_IP_FSYS0, 0, 0, 0),
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos5410.dtsi196 clocks = <&clock CLK_PDMA0>;
H A Ds5pv210.dtsi125 clocks = <&clocks CLK_PDMA0>;
H A Dexynos3250.dtsi601 clocks = <&cmu CLK_PDMA0>;
H A Dexynos4.dtsi675 clocks = <&clock CLK_PDMA0>;
H A Dexynos5250.dtsi706 clocks = <&clock CLK_PDMA0>;
H A Dexynos5420.dtsi555 clocks = <&clock CLK_PDMA0>;
/openbmc/linux/arch/arm64/boot/dts/exynos/
H A Dexynos5433.dtsi1865 clocks = <&cmu_fsys CLK_PDMA0>;