Home
last modified time | relevance | path

Searched refs:CLK_DIV_TOP0_VAL (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dexynos5_setup.h606 #define CLK_DIV_TOP0_VAL ((ACLK_300_DISP1_RATIO << 28) \ macro
793 #define CLK_DIV_TOP0_VAL 0x23712311 macro
H A Dclock_init_exynos5.c695 writel(CLK_DIV_TOP0_VAL, &clk->div_top0); in exynos5250_system_clock_init()
919 writel(CLK_DIV_TOP0_VAL, &clk->div_top0); in exynos5420_system_clock_init()