Home
last modified time | relevance | path

Searched refs:CLKSEL (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/clk/
H A Dclk-milbeaut.c17 #define CLKSEL(n) (((n) - 1) * 4 + M10V_CLKSEL1) macro
254 {"emmc", M10V_PLL11, CLKSEL(1), 28, 3, emmcclk_table, 0,
256 {"mclk400", M10V_PLL1DIV2, CLKSEL(10), 7, 3, mclk400_table, 0, -1},
257 {"mclk200", M10V_PLL1DIV2, CLKSEL(10), 3, 4, mclk200_table, 0, -1},
258 {"aclk400", M10V_PLL1DIV2, CLKSEL(10), 0, 3, aclk400_table, 0, -1},
259 {"aclk300", M10V_PLL2DIV2, CLKSEL(12), 0, 2, aclk300_table, 0, -1},
260 {"aclk", M10V_PLL1DIV2, CLKSEL(9), 20, 4, aclk_table, 0, M10V_ACLK_ID},
261 {"aclkexs", M10V_PLL1DIV2, CLKSEL(9), 16, 4, aclkexs_table, 0, -1},
262 {"hclk", M10V_PLL1DIV2, CLKSEL(9), 7, 5, hclk_table, 0, M10V_HCLK_ID},
263 {"hclkbmh", M10V_PLL1DIV2, CLKSEL(9), 12, 4, hclkbmh_table, 0, -1},
[all …]
/openbmc/linux/drivers/mmc/host/
H A Ddw_mmc-exynos.c92 return SDMMC_CLKSEL_GET_DIV(mci_readl(host, CLKSEL)) + 1; in dw_mci_exynos_get_ciu_div()
150 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_set_clksel_timing()
159 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_set_clksel_timing()
229 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_resume_noirq()
237 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_resume_noirq()
416 return SDMMC_CLKSEL_CCLK_SAMPLE(mci_readl(host, CLKSEL)); in dw_mci_exynos_get_clksmpl()
429 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_set_clksmpl()
436 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_set_clksmpl()
450 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_move_next_clksmpl()
460 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_move_next_clksmpl()
/openbmc/u-boot/board/synopsys/iot_devkit/
H A Diot_devkit.c21 #define CLKSEL (void *)(SYSCON_BASE + 0x24) macro
40 writel(CLKSEL_DEFAULT, CLKSEL); in set_cpu_freq()
95 writel(CLKSEL_DEFAULT | BIT(0), CLKSEL); in set_cpu_freq()
/openbmc/u-boot/doc/device-tree-bindings/exynos/
H A Ddwmmc.txt32 'SelClk_sample', 'SelClk_drv' and 'DIVRATIO' of CLKSEL register.
/openbmc/qemu/tests/qtest/
H A Dnpcm7xx_pwm-test.c41 #define CLKSEL 0x04 macro
291 uint32_t clksel = qtest_readl(qts, CLK_BA + CLKSEL); in read_pclk()