Home
last modified time | relevance | path

Searched refs:CFGCHIP (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/phy/ti/
H A Dphy-da8xx-usb.c39 regmap_write_bits(d_phy->regmap, CFGCHIP(2), CFGCHIP2_USB1SUSPENDM, in da8xx_usb11_phy_power_on()
49 regmap_write_bits(d_phy->regmap, CFGCHIP(2), CFGCHIP2_USB1SUSPENDM, 0); in da8xx_usb11_phy_power_off()
71 regmap_write_bits(d_phy->regmap, CFGCHIP(2), CFGCHIP2_OTGPWRDN, 0); in da8xx_usb20_phy_power_on()
80 regmap_write_bits(d_phy->regmap, CFGCHIP(2), CFGCHIP2_OTGPWRDN, in da8xx_usb20_phy_power_off()
108 regmap_write_bits(d_phy->regmap, CFGCHIP(2), CFGCHIP2_OTGMODE_MASK, in da8xx_usb20_phy_set_mode()
208 regmap_write_bits(d_phy->regmap, CFGCHIP(2), in da8xx_usb_phy_probe()
/openbmc/linux/drivers/clk/davinci/
H A Dda8xx-cfgchip.c130 .cfgchip = CFGCHIP(1),
152 .cfgchip = CFGCHIP(3),
273 .cfgchip = CFGCHIP(3),
295 .cfgchip = CFGCHIP(3),
391 regmap_write_bits(usb0->regmap, CFGCHIP(2), mask, val); in da8xx_usb0_clk48_enable()
392 ret = regmap_read_poll_timeout(usb0->regmap, CFGCHIP(2), val, in da8xx_usb0_clk48_enable()
406 regmap_write_bits(usb0->regmap, CFGCHIP(2), val, val); in da8xx_usb0_clk48_disable()
414 regmap_read(usb0->regmap, CFGCHIP(2), &val); in da8xx_usb0_clk48_is_enabled()
459 regmap_write_bits(usb0->regmap, CFGCHIP(2), mask, val); in da8xx_usb0_clk48_recalc_rate()
477 return regmap_write_bits(usb0->regmap, CFGCHIP(2), in da8xx_usb0_clk48_set_parent()
[all …]
H A Dpll-da850.c31 .unlock_reg = CFGCHIP(0),
162 .unlock_reg = CFGCHIP(3),
/openbmc/linux/Documentation/devicetree/bindings/clock/ti/davinci/
H A Dda8xx-cfgchip.txt1 Binding for TI DA8XX/OMAP-L13X/AM17XX/AM18XX CFGCHIP clocks
7 All of the clock nodes described below must be child nodes of a CFGCHIP node
/openbmc/linux/include/linux/mfd/
H A Dda8xx-cfgchip.h14 #define CFGCHIP(n) ((n) * 4) macro