Home
last modified time | relevance | path

Searched refs:ASPEED_HACE_STS (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/drivers/crypto/
H A Daspeed_hace_v1.c24 #define ASPEED_HACE_STS 0x1C macro
89 if (readl(base + ASPEED_HACE_STS) & HACE_HASH_BUSY) { in digest_object()
95 writel(HACE_HASH_ISR, base + ASPEED_HACE_STS); in digest_object()
103 aspeed_hace_wait_completion(base + ASPEED_HACE_STS, HACE_HASH_ISR, in digest_object()
106 if (readl(base + ASPEED_HACE_STS)) { in digest_object()
H A Daspeed_hace.c22 #define ASPEED_HACE_STS 0x1C macro
136 if (readl(base + ASPEED_HACE_STS) & HACE_HASH_BUSY) { in hash_trigger()
141 writel(HACE_HASH_ISR, base + ASPEED_HACE_STS); in hash_trigger()
150 return aspeed_hace_wait_completion(base + ASPEED_HACE_STS, in hash_trigger()
284 if (readl(base + ASPEED_HACE_STS) & HACE_HASH_BUSY) { in sha_digest()
/openbmc/linux/drivers/crypto/aspeed/
H A Daspeed-hace.c37 sts = ast_hace_read(hace_dev, ASPEED_HACE_STS); in aspeed_hace_irq()
38 ast_hace_write(hace_dev, sts, ASPEED_HACE_STS); in aspeed_hace_irq()
H A Daspeed-hace.h31 #define ASPEED_HACE_STS 0x1C /* HACE Status Register */ macro
/openbmc/u-boot/arch/arm/include/asm/arch-aspeed/
H A Dcrypto.h26 #define ASPEED_HACE_STS (ASPEED_HACE_BASE + 0x1C) macro