| /openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_ring_mux.c | 37 { AMDGPU_RING_PRIO_DEFAULT, "gfx_low"},
88 if (mux->ring_entry[i].ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT) { in amdgpu_mux_resubmit_chunks()
220 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT) in amdgpu_ring_mux_set_wptr()
231 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT && mux->pending_trailing_fence_signaled) { in amdgpu_ring_mux_set_wptr()
238 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT && e->sw_cptr < mux->wptr_resubmit) in amdgpu_ring_mux_set_wptr()
244 if (ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT || mux->wptr_resubmit < wptr) { in amdgpu_ring_mux_set_wptr()
359 sw_ring_info[idx].hw_pio : AMDGPU_RING_PRIO_DEFAULT; in amdgpu_sw_ring_priority()
371 if (ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT && in amdgpu_mcbp_scan()
374 if (ring->hw_prio <= AMDGPU_RING_PRIO_DEFAULT && in amdgpu_mcbp_scan()
400 if (adev->gfx.mcbp && ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT) { in amdgpu_sw_ring_ib_begin()
[all …]
|
| H A D | amdgpu_ctx.c | 157 hw_prio = AMDGPU_RING_PRIO_DEFAULT; in amdgpu_ctx_get_hw_prio()
163 hw_prio = AMDGPU_RING_PRIO_DEFAULT; in amdgpu_ctx_get_hw_prio()
|
| H A D | jpeg_v3_0.c | 108 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v3_0_sw_init()
|
| H A D | mes_v10_1.c | 856 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v10_1_ring_init()
881 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v10_1_kiq_ring_init()
|
| H A D | uvd_v3_1.c | 565 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v3_1_sw_init()
|
| H A D | uvd_v4_2.c | 122 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v4_2_sw_init()
|
| H A D | amdgpu_ring.h | 51 AMDGPU_RING_PRIO_DEFAULT = 1, enumerator
|
| H A D | uvd_v6_0.c | 415 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v6_0_sw_init()
429 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v6_0_sw_init()
|
| H A D | mes_v11_0.c | 962 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v11_0_ring_init()
987 AMDGPU_RING_PRIO_DEFAULT, NULL); in mes_v11_0_kiq_ring_init()
|
| H A D | jpeg_v1_0.c | 499 0, AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v1_0_sw_init()
|
| H A D | jpeg_v2_5.c | 138 0, AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v2_5_sw_init()
|
| H A D | jpeg_v2_0.c | 93 0, AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v2_0_sw_init()
|
| H A D | uvd_v5_0.c | 120 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v5_0_sw_init()
|
| H A D | jpeg_v4_0.c | 116 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v4_0_sw_init()
|
| H A D | si_dma.c | 506 AMDGPU_RING_PRIO_DEFAULT, NULL); in si_dma_sw_init()
|
| H A D | uvd_v7_0.c | 451 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v7_0_sw_init()
473 AMDGPU_RING_PRIO_DEFAULT, NULL); in uvd_v7_0_sw_init()
|
| H A D | sdma_v4_4_2.c | 1359 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v4_4_2_sw_init()
1380 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v4_4_2_sw_init()
|
| H A D | sdma_v2_4.c | 868 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v2_4_sw_init()
|
| H A D | sdma_v4_0.c | 1834 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v4_0_sw_init()
1868 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v4_0_sw_init()
|
| H A D | vcn_v3_0.c | 195 AMDGPU_RING_PRIO_DEFAULT, in vcn_v3_0_sw_init()
1778 [AMDGPU_RING_PRIO_DEFAULT].sched; in vcn_v3_0_limit_sched()
|
| H A D | cik_sdma.c | 977 AMDGPU_RING_PRIO_DEFAULT, NULL); in cik_sdma_sw_init()
|
| H A D | jpeg_v4_0_3.c | 131 AMDGPU_RING_PRIO_DEFAULT, NULL); in jpeg_v4_0_3_sw_init()
|
| H A D | sdma_v3_0.c | 1152 AMDGPU_RING_PRIO_DEFAULT, NULL); in sdma_v3_0_sw_init()
|
| H A D | amdgpu_gfx.c | 333 AMDGPU_RING_PRIO_DEFAULT, NULL); in amdgpu_gfx_kiq_init_ring()
|
| H A D | amdgpu_mes.c | 1055 AMDGPU_RING_PRIO_DEFAULT, NULL); in amdgpu_mes_add_ring()
|