Searched hist:ff1ce0571eb98b21f5a9221b2fdc3bd010840b1a (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/drivers/regulator/ |
| H A D | anatop-regulator.c | diff ff1ce0571eb98b21f5a9221b2fdc3bd010840b1a Sun Feb 03 20:21:32 CST 2013 Shawn Guo <shawn.guo@linaro.org> regulator: anatop: improve precision of delay time
For cpufreq example, it takes 13 steps (25 mV for one step) to increase
vddcore from 0.95 V to 1.275 V, and the time of 64 clock cycles at
24 MHz for one step is ~2.67 uS, so the total delay time would be
~34.71 uS. But the current calculation in the driver gives 39 uS.
Change the formula to have the addition of 1 be the last step, so that
we can get a more precise delay time. For example above, the new
formula will give 35 uS.
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|