Searched hist:f8beab2bb611d735767871e0e1a12dc6a0def7b1 (Results 1 – 4 of 4) sorted by relevance
| /openbmc/linux/drivers/base/regmap/ |
| H A D | Makefile | diff f8beab2bb611d735767871e0e1a12dc6a0def7b1 Fri Oct 28 16:50:49 CDT 2011 Mark Brown <broonie@opensource.wolfsonmicro.com> regmap: Add a reusable irq_chip for regmap based interrupt controllers
There seem to be lots of regmap-using devices with very similar interrupt
controllers with a small bank of interrupt registers and mask registers
with an interrupt per bit. This won't cover everything but it's a good
start.
Each chip supplies a base for the status registers, a base for the mask
registers, an optional base for writing acknowledgements (which may be the
same as the status registers) and an array of bits within each of these
register banks which indicate the interrupt.
There is an assumption that the bit for each interrupt will be the same
in each of the register bank.
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
| H A D | Kconfig | diff f8beab2bb611d735767871e0e1a12dc6a0def7b1 Fri Oct 28 16:50:49 CDT 2011 Mark Brown <broonie@opensource.wolfsonmicro.com> regmap: Add a reusable irq_chip for regmap based interrupt controllers
There seem to be lots of regmap-using devices with very similar interrupt
controllers with a small bank of interrupt registers and mask registers
with an interrupt per bit. This won't cover everything but it's a good
start.
Each chip supplies a base for the status registers, a base for the mask
registers, an optional base for writing acknowledgements (which may be the
same as the status registers) and an array of bits within each of these
register banks which indicate the interrupt.
There is an assumption that the bit for each interrupt will be the same
in each of the register bank.
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
| H A D | regmap-irq.c | f8beab2bb611d735767871e0e1a12dc6a0def7b1 Fri Oct 28 16:50:49 CDT 2011 Mark Brown <broonie@opensource.wolfsonmicro.com> regmap: Add a reusable irq_chip for regmap based interrupt controllers
There seem to be lots of regmap-using devices with very similar interrupt
controllers with a small bank of interrupt registers and mask registers
with an interrupt per bit. This won't cover everything but it's a good
start.
Each chip supplies a base for the status registers, a base for the mask
registers, an optional base for writing acknowledgements (which may be the
same as the status registers) and an array of bits within each of these
register banks which indicate the interrupt.
There is an assumption that the bit for each interrupt will be the same
in each of the register bank.
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
| /openbmc/linux/include/linux/ |
| H A D | regmap.h | diff f8beab2bb611d735767871e0e1a12dc6a0def7b1 Fri Oct 28 16:50:49 CDT 2011 Mark Brown <broonie@opensource.wolfsonmicro.com> regmap: Add a reusable irq_chip for regmap based interrupt controllers
There seem to be lots of regmap-using devices with very similar interrupt
controllers with a small bank of interrupt registers and mask registers
with an interrupt per bit. This won't cover everything but it's a good
start.
Each chip supplies a base for the status registers, a base for the mask
registers, an optional base for writing acknowledgements (which may be the
same as the status registers) and an array of bits within each of these
register banks which indicate the interrupt.
There is an assumption that the bit for each interrupt will be the same
in each of the register bank.
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|