Home
last modified time | relevance | path

Searched hist:dda94e5c66e4c48c3709acf5532c295a80845730 (Results 1 – 1 of 1) sorted by relevance

/openbmc/qemu/hw/timer/
H A Dibex_timer.cdiff dda94e5c66e4c48c3709acf5532c295a80845730 Tue Jan 11 01:10:25 CST 2022 Wilfred Mallawa <wilfred.mallawa@wdc.com> hw: timer: ibex_timer: update/add reg address

The following changes:
1. Fixes the incorrectly set CTRL register address. As
per [1] https://docs.opentitan.org/hw/ip/rv_timer/doc/#register-table

The CTRL register is @ 0x04.

This was found when attempting to fixup a bug where a timer_interrupt
was not serviced on TockOS-OpenTitan.

2. Adds ALERT_TEST register as documented on [1], adding repective
switch cases to error handle and later implement functionality.

Signed-off-by: Wilfred Mallawa <wilfred.mallawa@wdc.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Tested-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-id: 20220111071025.4169189-2-alistair.francis@opensource.wdc.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>